參數(shù)資料
型號(hào): EDD1216AJTA-6B-E
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: 128M bits DDR SDRAM
中文描述: 8M X 16 DDR DRAM, 0.7 ns, PDSO66
封裝: ROHS COMPLIANT, PLASTIC, TSOP2-66
文件頁(yè)數(shù): 40/52頁(yè)
文件大小: 513K
代理商: EDD1216AJTA-6B-E
EDD1216AJTA
Data Sheet E0972E30 (Ver. 3.0)
40
A Write command to the consecutive Precharge command interval (same bank)
The minimum interval tWPD is necessary between the write command and the precharge command.
in0
in1
in2
in3
CK
/CK
DQ
DM
DQS
Command
t1
t0
t2
t3
t4
t5
t6
t7
Last data input
tWPD
WRIT
NOP
tWR
PRE/PALL
NOP
WRITE to PRECHARGE Command Interval (same bank) (BL = 4)
Precharge Termination in Write Cycles
During a burst write cycle without auto precharge, the burst write operation is terminated by a precharge command
of the same bank. In order to write the last input data, tWR (min) must be satisfied. When the precharge command
is issued, the invalid data must be masked by DM.
in2
in3
in0
in1
CK
/CK
DQ
DM
DQS
Command
t1
t0
t2
t3
t4
t5
t6
t7
Data masked
WRIT
NOP
NOP
tWR
PRE/PALL
Precharge Termination in Write Cycles (same bank) (BL = 4)
相關(guān)PDF資料
PDF描述
EDD1216AJTA-7A-E 128M bits DDR SDRAM
EDD1216AJTA-7B-E 128M bits DDR SDRAM
EDD1232AABH 128M bits DDR SDRAM (4M words x 32 bits)
EDD1232AABH-6B-E GT 2C 2#0 SKT PLUG
EDD1232AAFA 128M bits DDR SDRAM (4M words x 32 bits)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDD1216AJTA-7A-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM
EDD1216AJTA-7B-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR SDRAM
EDD1216ALTA 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2)
EDD1216ALTA-1A 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2)
EDD1216ALTA-75 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2)