- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384277 > EDD1216AJTA-7B-E (ELPIDA MEMORY INC) 128M bits DDR SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | EDD1216AJTA-7B-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 128M bits DDR SDRAM |
| 中文描述： | 8M X 16 DDR DRAM, 0.75 ns, PDSO66 |
| 封裝： | ROHS COMPLIANT, PLASTIC, TSOP2-66 |
| 文件頁(yè)數(shù)： | 1/52頁(yè) |
| 文件大小： | 513K |
| 代理商： | EDD1216AJTA-7B-E |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)
Document No. E0972E30 (Ver. 3.0)
Date Published July 2007 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Elpida Memory, Inc. 2006-2007
DATA SHEET
128M bits DDR SDRAM
EDD1216AJTA (8M words
×
16 bits)
Specifications
Density: 128M bits
Organization
2M words
×
16 bits
×
4 banks
Package: 66-pin plastic TSOP (II)
Lead-free (RoHS compliant)
Power supply: VDD, VDDQ
=
2.5V
±
0.2V
Data rate: 400Mbps/333Mbps/266Mbps (max.)
Four internal banks for concurrent operation
Interface: SSTL_2
Burst lengths (BL): 2, 4, 8
Burst type (BT):
Sequential (2, 4, 8)
Interleave (2, 4, 8)
/CAS Latency (CL): 2, 2.5, 3
Precharge: auto precharge option for each burst
access
Driver strength: normal/weak
Refresh: auto-refresh, self-refresh
Refresh cycles: 4096 cycles/64ms
Average refresh period: 15.6
μ
s
Operating ambient temperature range
TA = 0
°
C to +70
°
C
Features
Double-data-rate architecture; two data transfers per
clock cycle
The high-speed data transfer is realized by the 2 bits
prefetch pipelined architecture
Bi-directional data strobe (DQS) is transmitted
/received with data for capturing data at the receiver
Data inputs, outputs, and DM are synchronized with
DQS
DQS is edge-aligned with data for READs; center-
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge; data
and data mask referenced to both edges of DQS
Data mask (DM) for write data
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDD1232AABH | 128M bits DDR SDRAM (4M words x 32 bits) |
| EDD1232AABH-6B-E | GT 2C 2#0 SKT PLUG |
| EDD1232AAFA | 128M bits DDR SDRAM (4M words x 32 bits) |
| EDD1232AAFA-6B-E | 128M bits DDR SDRAM (4M words x 32 bits) |
| EDD1232AAFA-7A-E | 128M bits DDR SDRAM (4M words x 32 bits) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDD1216ALTA | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2) |
| EDD1216ALTA-1A | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2) |
| EDD1216ALTA-75 | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2) |
| EDD1216ALTA-7A | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128 M-bit Synchronous DRAM with Double Data Rate (4-bank, SSTL_2) |
| EDD12322GBH-6ETS-F | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:128M bits DDR Mobile RAM? WTR (Wide Temperature Range) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。