參數(shù)資料
型號： DZPD6710VCB
廠商： INTEL CORP
元件分類： 總線控制器
英文描述： ISA-to-PC-Card (PCMCIA) Controllers
中文描述： PCMCIA BUS CONTROLLER, PQFP144
封裝： LQFP-144
文件頁數(shù)： 80/138頁
文件大?。?/td> 723K
代理商： DZPD6710VCB
PD6710/
’
22
—
ISA-to-PC-Card (PCMCIA) Controllers
80
Datasheet
During a DMA data transfer process, an ISA-based system typically follows its issuance of a DMA
acknowledge with a DMA read or write cycle. However, during a DMA write-verify operation, a
system can issue a DMA acknowledge without following it with a DMA read or write cycle.
Because a DMA-capable PC Card receives DMA acknowledgment only by reception of a DMA
read or write cycle, conditions may occur where the card never receives a DMA acknowledge. To
prevent this from happening in an ISA-based system, a maximum DMA acknowledge delay feature
has been added that generates a
‘
dummy
’
DMA write cycle (reads DMA data from the card) if
there are no system-generated DMA read or write cycles to the card within a programmable time.
Once a DMA acknowledge is received from the system, the PD6722 starts counting the time from
the assertion of the DACK* signal until the system issues a DMA read or write command (IOR* or
IOW*). If this interval exceeds the programmed time, the PD6722 assumes that a system write-
verify is in progress and generates a dummy DMA write cycle at the PC Card interface. This allows
the passing of the DMA acknowledge (and terminal count status) to the card so it can perform any
intended verify-cycle functions.
The maximum DMA acknowledge delay (t2 as shown in
Figure 12
) should be programmed to a
time greater than the maximum time required from the system
’
s issuance of a DMA acknowledge
to its issuance of a DMA read or write cycle (t1 as shown in
Figure 12
). The t1 time is indicated in
the specifications for the systems DMA cycle timing.
Typical system specifications for t1 are 190
–
270 ns, making a value of 80h for the
Maximum
DMA Acknowledge Delay
register suitable for many applications. If the PD6722 is used in an
add-in card application, a value of 20h may be suitable.
Table 14
shows
Maximum DMA
Acknowledge Delay
register values to be programmed for a desired maximum DMA acknowledge
delay.
Figure 12. Selection of Acknowledge Time-out Interval
DREQ
DACK*
AEN
IOR*/IOW*
t2
t1
t1 = time delay from DMA acknowledge to IOR* or IOW* command (specified by system design).
t2 = time to program into the Maximum DMA Acknowledge Delay register for when IOR* or IOW* falling edge does not occur (t2 > t1).
Table 14. Maximum DMA Acknowledge Delay Register Values
(Sheet 1 of 2)
Register Value
Maximum DMA Acknowledge Delay
(25-MHz internal clock and default Setup timing)
80h
7 clocks = 280 ns
40h
8 clocks = 320 ns
C0h
9 clocks = 360 ns
20h
10 clocks = 400 ns
A0h
11 clocks = 440 ns
60h
12 clocks = 480 ns
相關PDF資料
PDF描述
DZPD6722VCCE ISA-to-PC-Card (PCMCIA) Controllers
D DUAL PORT SOLDER DIP
F1021 PATENTED GOLD METALIZED SILICON GATE ENHANCEMENT MODE RF POWER VDMOS TRANSISTOR
F1022 CONN,MINI EDGE-CARD SOCKET
F1027 PATENTED GOLD METALIZED SILICON GATE ENHANCEMENT MODE RF POWER VDMOS TRANSISTOR
相關代理商/技術參數(shù)
參數(shù)描述
DZPD6722VCCE 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:ISA-to-PC-Card (PCMCIA) Controllers
DZPD6729VCE 功能描述:IC PCI-TO-PC CARD CNTRL 208LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A
DZPD6833YCA 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Intel 功能描述:
DZQA5V6AXV5 制造商:DIODES 制造商全稱:Diodes Incorporated 功能描述:QUAD SURFACE MOUNT TVS ARRAY
DZQA5V6AXV5-7 功能描述:TVS二極管陣列 QUAD SMT ARRAY RoHS:否 制造商:Littelfuse 極性: 通道:4 Channels 擊穿電壓: 鉗位電壓:11.5 V 工作電壓:2.5 V 峰值浪涌電流:20 A 安裝風格:SMD/SMT 端接類型:SMD/SMT 系列: 最小工作溫度:- 40 C 最大工作溫度:+ 85 C
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*