參數(shù)資料
型號: DSP56857BUE
廠商: Freescale Semiconductor
文件頁數(shù): 11/53頁
文件大?。?/td> 0K
描述: IC DSP 16BIT 120MHZ 100-LQFP
標(biāo)準(zhǔn)包裝: 90
系列: 568xx
核心處理器: 56800E
芯體尺寸: 16-位
速度: 120MHz
連通性: SCI,SPI,SSI
外圍設(shè)備: DMA,POR,WDT
輸入/輸出數(shù): 47
程序存儲器容量: 80KB(40K x 16)
程序存儲器類型: SRAM
RAM 容量: 24K x 16
電壓 - 電源 (Vcc/Vdd): 1.62 V ~ 1.98 V
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 100-LQFP
包裝: 托盤
Introduction
56857 Technical Data, Rev. 6
Freescale Semiconductor
19
3SCK
GPIOF2
Input/Output
Input/Output
SPI Serial Clock (SCK)—This bidirectional pin provides a serial bit rate
clock for the SPI. This gated clock signal is an input to a slave device and
is generated as an output by a master device. Slave devices ignore the
SCK signal unless the SS pin is active low. In both master and slave SPI
devices, data is shifted on one edge of the SCK signal and is sampled on
the opposite edge where data is stable. The driver on this pin can be
configured as an open-drain driver by the SPI’s WOM bit when this pin is
configured for SPI operation. When using Wired-OR mode, the user must
provide an external pull-up device.
Port F GPIO (2)—This pin is a General Purpose I/O (GPIO) pin that can
individually be programmed as input or output pin.
4SS
GPIOF3
Input
Input/Output
SPI Slave Select (SS)—This input pin selects a slave device before a
master device can exchange data with the slave device. SS must be low
before data transactions and must stay low for the duration of the
transaction. The SS line of the master must be held high.
Port F GPIO (3)—This pin is a General Purpose I/O (GPIO) pin that can
individually be programmed as input or output pin.
20
XTAL
Input/Output
Crystal Oscillator Output (XTAL)—This output connects the internal
crystal oscillator output to an external crystal. If an external clock source
other than a crystal oscillator is used, XTAL must be used as the input.
21
EXTAL
Input
External Crystal Oscillator Input (EXTAL)—This input should be
connected to an external crystal. If an external clock source other than a
crystal oscillator is used, EXTAL must be tied off. See Section 4.5.2
26
CLKO
Output
Clock Output (CLKO)—This pin outputs a buffered clock signal. When
enabled, this signal is the system clock divided by four.
44
TCK
Input
Test Clock Input (TCK)—This input pin provides a gated clock to
synchronize the test logic and to shift serial data to the JTAG/Enhanced
OnCE port. The pin is connected internally to a pull-down resistor.
42
TDI
Input
Test Data Input (TDI)—This input pin provides a serial input data stream
to the JTAG/Enhanced OnCE port. It is sampled on the rising edge of
TCK and has an on-chip pull-up resistor.
41
TDO
Output(Z)
Test Data Output (TDO)—This tri-statable output pin provides a serial
output data stream from the JTAG/Enhanced OnCE port. It is driven in
the Shift-IR and Shift-DR controller states, and changes on the falling
edge of TCK.
43
TMS
Input
Test Mode Select Input (TMS)—This input pin is used to sequence the
JTAG TAP controller’s state machine. It is sampled on the rising edge of
TCK and has an on-chip pull-up resistor.
Note:
Always tie the TMS pin to VDD through a 2.2K resistor.
Table 3-1 56857 Signal and Package Information for the 100-pin LQFP (Continued)
Pin No.
Signal Name
Type
Description
相關(guān)PDF資料
PDF描述
DSP56858FVE IC DSP 16BIT 120MHZ 144-LQFP
DSP56F801FA80E IC DSP 60MHZ 16KB FLASH 48-LQFP
DSP56F802TA80E IC DSP 60MHZ 16KB FLASH 32-LQFP
DSP56F803BU80E IC DSP 80MHZ 64KB FLASH 100LQFP
DSP56F805FV80E IC DSP 80MHZ 64KB FLASH 144LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56857E 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
DSP56857PB 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:120 MIPS Hybrid Processor
DSP56858 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
DSP56858E 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers
DSP56858EVM 制造商:Freescale Semiconductor 功能描述:Microprocessor Support IC For Use With:D