參數(shù)資料
型號(hào)： DS89C450
英文描述： Ultra-High-Speed Flash Microcontrollers
中文描述： 超高速閃存微控制器
文件頁(yè)數(shù)： 32/48頁(yè)
文件大小： 934K
代理商： DS89C450
DS89C430/DS89C440/DS89C450 Ultra-High-Speed Flash Microcontrollers
32 of 48
Note that there are a few exceptions for this mode of operation when PAGES1 and PAGES2 are set to 00b:
PSEN
is asserted for both a page hit and a page miss for a full clock cycle.
The execution of external MOVX instruction causes a page miss.
A page miss occurs when fetching the next external instruction following the execution of an external MOVX
instruction.
Figure 10
shows the external memory cycle for this bus structure. The first case illustrates a back-to-back
execution sequence for the one-cycle page mode (PAGES1 = PAGES0 = 0b).
PSEN
remains active during page hit
cycles, and page misses are forced during and after MOVX executions, independent of the most significant byte of
the subsequent addresses. The second case illustrates a MOVX execution sequence for two-cycle page mode
(PAGES1 = 0 and PAGES0 = 1).
PSEN
is active for a full clock cycle in code fetches. Note that changing the most
significant byte of the data address causes the page misses in this sequence. The third case illustrates a MOVX
execution sequence for four-cycle page mode (PAGES1 = 1 and PAGES0 = 0). There is no page miss in this
execution cycle as the most significant byte of the data address is assumed to match the last program address.
The second page mode (page mode 2) external bus structure multiplexes the most significant address byte with
data on P2 and uses P0 for the least significant address byte. This bus structure is used to speed up external code
fetches only. External data memory access cycles are identical to the nonpage mode except for the different
signals on P0 and P2.
Figure 11
illustrates the memory cycle for external code fetches.
Figure 11. Page Mode 2, External Code Fetch Cycle (CD1:CD0 = 10)
Internal Memory Cycles
C2
C3
C4
C1
C2
C1
C2
XTAL1
ALE
Port 0
Port 2
PSEN
C1
Ext Code Fetches
Page Miss
Page Hit
Page Hit
Data
Data
LSB Add
LSB Add
LSB Add
Data
MSB Add
Stretch External Data Memory Cycle in Page Mode
The DS89C430 allows software to adjust the speed of external data memory access by stretching the memory bus
cycle in page mode operation just like nonpage mode operation. The following tables summarize the stretch values
and their effect on the external MOVX memory bus cycle and the control signals’ pulse width in terms of the
number of oscillator clocks. A stretch machine cycle always contains four system clocks, independent of the logic
value of the page mode select bits.
相關(guān)PDF資料
PDF描述
DS89C21TMX Transceiver
DSDK101 Low-Cost Demo Kit Motherboard
E.FL-LP-040 CABLE ; Connector type A:MFD-Titan; Connector type B:MFD-Titan; Length, lead:5m
E15R8-FREQ-OUT14 CRYSTAL OSCILLATOR, CLOCK, 30 MHz - 200 MHz, ECL OUTPUT
E1L51-AW0A4-05 T-1 3/4 SINGLE COLOR LED, WHITE, 5 mm
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS89C450+ENG 制造商:Maxim Integrated Products 功能描述:MCU 8BIT CISC 64KB FLASH 5V 44TQFP - Trays
DS89C450+ENL 制造商:Maxim Integrated Products 功能描述:MCU 8BIT CISC 64KB FLASH 5V 44TQFP - Trays
DS89C450+MNG 制造商:Maxim Integrated Products 功能描述:MCU 8BIT CISC 64KB FLASH 5V 40PDIP - Rail/Tube
DS89C450+MNL 制造商:Maxim Integrated Products 功能描述:MCU 8BIT CISC 64KB FLASH 5V 40PDIP - Rail/Tube
DS89C450+QNL 制造商:Maxim Integrated Products 功能描述:MICRO HI SPD 44PLCC 64K IND PB-FREE - Rail/Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*