- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358702 > DS89C430 Ultra-High-Speed Flash Microcontrollers PDF資料下載
參數(shù)資料
| 型號(hào)： | DS89C430 |
| 英文描述： | Ultra-High-Speed Flash Microcontrollers |
| 中文描述： | 超高速閃存微控制器 |
| 文件頁數(shù)： | 40/48頁 |
| 文件大小： | 934K |
| 代理商： | DS89C430 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
DS89C430/DS89C440/DS89C450 Ultra-High-Speed Flash Microcontrollers
40 of 48
Figure 14. System Clock Sources
4X/
2X
CTM
CRYSTAL
OSCILLATOR
DIVIDE 1024
RING
OSCILLATOR
CLOCK
MULTIPLIER
CD0
CD1
SELECTOR
RING
ENABLE
MUX
SYSTEM
CLOCK
Bandgap-Monitored Interrupt and Reset Generation
The power monitor in the DS89C430 monitors the V
CC
pin in relation to the on-chip bandgap voltage reference.
Whenever V
CC
falls below V
PFW
, an interrupt is generated if the corresponding power-fail interrupt-enable bit EPFI
(WDCON.5) is set, causing the device to vector to address 33h. The power-fail interrupt status bit PFI (WDCON.4)
is set any time V
CC
transitions below V
PFW
, and can only be cleared by software once set. Similarly, as V
CC
falls
below V
RST
, a reset is issued internally to halt program execution. Following power-up, a power-on reset initiates a
power-on reset timeout before starting program execution. When V
CC
is first applied to the DS89C430, the
processor is held in reset until V
CC
> V
RST
and a delay of 65,536 oscillator cycles has elapsed, to ensure that power
is within tolerance and the clock source has had time to stabilize. Once the reset timeout period has elapsed, the
reset condition is removed automatically and software execution begins at the reset vector location of 0000h. The
power-on reset flag POR (WDCON.6) is set to logic 1 to indicate a power-on reset has occurred, and can only be
cleared by software.
When the DS89C430 enters stop mode, the bandgap, reset comparator, and power-fail interrupt comparator are
automatically disabled to conserve power if the BGS (EXIF.0) bit is set to logic 0. This is the lowest power mode. If
BGS is set to logic 1, the bandgap reference, reset comparator, and the power-fail comparator are powered up,
although in a mode that reduces their power consumption.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS89C440 | Ultra-High-Speed Flash Microcontrollers |
| DS89C450 | Ultra-High-Speed Flash Microcontrollers |
| DS89C21TMX | Transceiver |
| DSDK101 | Low-Cost Demo Kit Motherboard |
| E.FL-LP-040 | CABLE ; Connector type A:MFD-Titan; Connector type B:MFD-Titan; Length, lead:5m |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS89C430_07 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Ultra-High-Speed Flash Microcontrollers |
| DS89C430+ENG | 制造商:Maxim Integrated Products 功能描述:MCU 8BIT CISC 16KB FLASH 5V 44TQFP - Trays |
| DS89C430+ENL | 制造商:Maxim Integrated Products 功能描述:MICRO HS 44P TQFP 33MHZ IND PB-FREE - Trays |
| DS89C430+MNL | 制造商:Maxim Integrated Products 功能描述:MCU 8BIT CISC 16KB FLASH 5V 40PDIP - Rail/Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。