參數(shù)資料
型號: DS33ZH11
廠商: MAXIM INTEGRATED PRODUCTS INC
元件分類: 網(wǎng)絡接口
英文描述: Ethernet Mapper
中文描述: DATACOM, NETWORK INTERFACE SUPPORT CIRCUIT, PBGA100
封裝: 10 X 10 MM, 1.41 MM HEIGHT, 0.80 MM PITCH, CSBGA-100
文件頁數(shù): 84/169頁
文件大小: 1049K
代理商: DS33ZH11
DS33Z11 Ethernet Mapper
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
Bits 3 – 5: Transmit Error Insertion Rate (TEIR[2:0])
These three bits indicate the rate at which errors are
inserted in the output data stream. One out of every 10
bits is inverted. TEIR[2:0] is the value n. A TEIR[2:0] value
of 0 disables error insertion at a specific rate. A TEIR[2:0] value of 1 result in every 10
bit being inverted. A
TEIR[2:0] value of 2 results in every 100
bit being inverted. Error insertion starts when this register is written to
with a TEIR[2:0] value that is non-zero. If this register is written to during the middle of an error insertion process,
the new error rate is started after the next error is inserted.
84 of 169
TEICR
Transmit Error Insertion Control Register
88h
7
-
0
6
-
0
5
4
3
2
1
0
-
0
TIER2
0
TIER1
0
TIER0
0
BEI
0
TSEI
0
Bit 2: Bit Error Insertion Enable (BEI)
When 0, single bit error insertion is disabled. When 1, single bit error
insertion is enabled.
Bit 1: Transmit Single Error Insert (TSEI)
This bit causes a bit error to be inserted in the transmit data stream if
and single bit error insertion is enabled. A 0 to 1 transition causes a single bit error to be inserted. For a second bit
error to be inserted, this bit must be set to 0, and back to 1. Note: If this bit transitions more than once between
error insertion opportunities, only one error is inserted.
All other bits in this register besides BEI and TSEI and TIER must be reset to 0 for proper operation.
Register Name:
Register Description:
Register Address:
Bit #
Name
Default
BSR
BERT Status Register
8Ch
7
-
0
6
-
0
5
-
0
4
-
0
3
2
-
0
1
0
PMS
0
BEC
0
OOS
0
Bit 3: Performance Monitoring Update Status (PMS)
This bit indicates the status of the receive performance
monitoring register (counters) update. This bit will transition from low to high when the update is completed. PMS
is asynchronously forced low when the PMU bit goes low. TCLKI and RCLKI must be present.
Bit 1: Bit Error Count (BEC)
When 0, the bit error count is zero. When 1, the bit error count is one or more.
Bit 0: Out Of Synchronization (OOS)
When 0, the receive pattern generator is synchronized to the incoming
pattern. When 1, the receive pattern generator is not synchronized to the incoming pattern.
相關PDF資料
PDF描述
DS3803 1024K Flexible NV SRAM SIMM(1024K靈活的非易失性SRAM SIMM)
DS3903E-020 Triple 128-Position Nonvolatile Digital Potentiometer
DS3994 4-Channel Cold-Cathode Fluorescent Lamp Controller
DS4077 77.76MHz VCXO
DS4077L-0C0 77.76MHz VCXO
相關代理商/技術參數(shù)
參數(shù)描述
DS33ZH11+ 功能描述:網(wǎng)絡控制器與處理器 IC 10/100 ENETXPORT HMODE MAP IND RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS34 制造商:LUMILEDS 制造商全稱:LUMILEDS 功能描述:power light source Luxeon V Emitter
DS-3400D UK 制造商:TRUST 功能描述:DESKTOP WIRELESS OPTICAL TRUST
DS3404FP000 制造商:Thomas & Betts 功能描述:30A,PLG,3P4W,MG,404,3P480V
DS3404FP000/JG63 制造商:Thomas & Betts 功能描述:30A,CON,3P4W,MG,404,3P480V,JG63,SC