參數(shù)資料
型號(hào): DS32512+
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 74/130頁(yè)
文件大小: 0K
描述: IC LIU DS3/E3/STS-1 484-BGA
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 30
類(lèi)型: 線路接口裝置(LIU)
規(guī)程: DS3
電源電壓: 3.135 V ~ 3.465 V
安裝類(lèi)型: 表面貼裝
封裝/外殼: 484-BGA
供應(yīng)商設(shè)備封裝: 484-BGA(23x23)
包裝: 管件
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)當(dāng)前第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)
DS32506/DS32508/DS32512
48 of 130
Table 8-16. Reset and Power-Down Sources
REGISTER BITS
PIN
GLOBAL.CR1
PORT.CR1
INTERNAL SIGNALS
RST RSTDP RST TPD RPD RSTDP
Global
Reset
Global
Data Path
Reset
Port
Reset
Tx Port
Power-
Down
Rx Port
Power-
Down
Port Data
Path
Reset
0
F0
F1
F0
F1
1
F1
F0
F1
1
0
1
0
1
0
1
0
1
F1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
Register bit states: F0 = forced to 0, F1 = forced to 1, 0 = set to 0, 1 = set to 1
The reset signals in the device are asserted asynchronously and do not require a clock to put the logic into the
reset state. The control registers do not require a clock to come out of the reset state, but all other logic does
require a clock to come out of the reset state.
The port transmit power-down function (PORT.CR1:TPD) disables all the transmit clocks and powers down the
transmit LIU to minimize power consumption. The port receive power-down function (PORT.CR1:RPD) disables all
of the receive clocks and powers down the receive LIU to minimize power consumption. The one-second timer
circuit can be powered down by disabling its reference clock. The CLAD can be powered down by disabling it
(setting GLOBAL.CR2:CLAD[6:0] = 0). The global logic cannot be powered down.
After a global reset, all of the control and status registers in all ports are set to their default values and all the other
flip-flops are reset to their reset values. The global data path reset (GLOBAL.CR1:RSTDP), all the port data path
resets (PORT.CR1:RSTDP), and all the port power-down (PORT.CR1:TPD and RPD) bits are set after the global
reset. A valid initialization sequence is to clear the port power-down bits in the ports that are to be active, write to all
of the configuration registers to set them in the desired modes, then clear the GLOBAL.CR1:RSTDP and
PORT.CR1:RSTDP bits. This causes all the logic to start up in a predictable manner. The device can also be
initialized by clearing the GLOBAL.CR1:RSTDP, PORT.CR1:RSTDP, and PORT.CR1:TPD and RPD bits, then
writing to all of the configuration registers to set them in the desired modes, and then clearing all of the latched
status bits. This second initialization scheme can cause the device to operate unpredictably for a brief period of
time.
Some of the I/O pins are put into a known state at reset. At the global level, the microprocessor interface output
and I/O pins (D[15:0]) are forced into the high impedance state when the RST pin is active, but not when the
GLOBAL.CR1:RST bit is active. The CLAD clock pins CLKA, CLKB, and CLKC are forced to be the LIU reference
clock inputs. The general-purpose I/O pins (GPIOAn and GPIOBn) are forced to be inputs until after the RST pin is
deasserted. At the port level, the LIU transmitter outputs TXP and TXN are forced into a high-impedance state.
Note:
Setting any of the reset (RST), data path reset (RSTDP), or power-down (TPD, RPD) bits for less than 100
ns may result in the associated circuits coming up in a random state. When a power-down bit is cleared, it takes
approximately 1ms for all of the associated circuits to power-up.
相關(guān)PDF資料
PDF描述
VI-26W-IU-F2 CONVERTER MOD DC/DC 5.5V 200W
M83723/71W1020Y CONN RCPT 2POS WALL MT W/SCKT
DS3154+ IC LIU DS3/E3/STS1 QUAD 144CSBGA
MAX1228ACEP+T IC ADC 12BIT 300KSPS 20-QSOP
VE-211-IW-B1 CONVERTER MOD DC/DC 12V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS32512+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS32512A2 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS32512DK 功能描述:網(wǎng)絡(luò)開(kāi)發(fā)工具 DS32512 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 產(chǎn)品:Development Kits 類(lèi)型:Ethernet to Wi-Fi Bridges 工具用于評(píng)估:RCM6600W 數(shù)據(jù)速率:20 Mbps, 40 Mbps 接口類(lèi)型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
DS32512N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS32512N# 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12-Port DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray