卤5ppm, I2C Real-Time Clock with SRAM 18 Maxim Integrated Aging Offset Re" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� DS3232MZ+
寤犲晢锛� Maxim Integrated Products
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 10/23闋�(y猫)
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC RTC W/SRAM I2C 8SOIC
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 100
椤炲瀷锛� 鏅�(sh铆)閻�/鏃ユ
鐗归粸(di菐n)锛� 璀﹀牨(b脿o)鍣紝闁忓勾锛屾柟娉㈣几鍑猴紝SRAM
瀛樺劜(ch菙)瀹归噺锛� 236B
鏅�(sh铆)闁撴牸寮忥細 HH:MM:SS锛�12/24 灏忔檪(sh铆)锛�
鏁�(sh霉)鎿�(j霉)鏍煎紡锛� YY-MM-DD-dd
鎺ュ彛锛� I²C锛�2 绶氫覆鍙�
闆绘簮闆诲锛� 2.3 V ~ 4.5 V
闆诲 - 闆绘簮锛岄浕姹狅細 2.3 V ~ 4.5 V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 8-SOIC锛�0.154"锛�3.90mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 8-SOIC
鍖呰锛� 绠′欢
DS3232M
卤5ppm, I2C Real-Time Clock with SRAM
18
Maxim Integrated
Aging Offset Register (10h)
Temperature Registers (11h鈥�12h)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
SIGN
DATA
0
The Aging Offset register takes a user-provided value to add to or subtract from the factory-trimmed value that adjusts the
accuracy of the time base. Use of the Aging Offset register is not needed to achieve the accuracy as defined in the Electrical
Characteristics tables.
The Aging Offset code is encoded in two鈥檚 complement, with bit 7 representing the SIGN bit. One LSB typically represents a
0.12ppm change in frequency. The change in ppm per LSB is the same over the operating temperature range. Positive offsets
slow the time base and negative offsets quicken the time base.
Temperature Register (Upper Byte = 11h)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
SIGN
DATA
0
Temperature Register (Lower Byte = 12h)
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
DATA
0
Temperature is represented as a 10-bit code with a resolution of 0.25掳C and is accessible at location 11h and 12h. The tem-
perature is encoded in two鈥檚 complement format. The upper 8 bits, the integer portion, are at location 11h and the lower 2 bits,
the fractional portion, are at location 12h. For example, 00011001 01b = +25.25掳C. Upon power reset, the registers are set to
a default temperature of 0掳C and the controller starts a temperature conversion. The temperature is read upon initial applica-
tion of VCC or I2C access on VBAT and once every second afterwards with VCC power or once every 10s with VBAT power. The
Temperature registers are also updated after each user-initiated conversion and are read only.
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
DS3232SN#T&R IC RTC W/TCXO 20-SOIC
DS3234S# IC RTC W/TCXO 20-SOIC
DS32C35-33#T&R IC RTC ACCURATE I2C 3.3V 20-SOIC
DS3911T+ IC DAC 10BIT I2C QUAD 14TDFN
DS4000KI/WBGA IC OSC TCXO 19.44MHZ 24-BGA
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
DS3232MZ/V+ 鍔熻兘鎻忚堪:瀵�(sh铆)鏅�(sh铆)鏅�(sh铆)閻� I2C +/-5PPM RTC WITH MEMORY MEMS 8 RoHS:鍚� 鍒堕€犲晢:Microchip Technology 鍔熻兘:Clock, Calendar. Alarm RTC 绺界窔鎺ュ彛:I2C 鏃ユ湡鏍煎紡:DW:DM:M:Y 鏅�(sh铆)闁撴牸寮�:HH:MM:SS RTC 瀛樺劜(ch菙)瀹归噺:64 B 闆绘簮闆诲-鏈€澶�:5.5 V 闆绘簮闆诲-鏈€灏�:1.8 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�: 瀹夎棰�(f膿ng)鏍�:Through Hole 灏佽 / 绠遍珨:PDIP-8 灏佽:Tube
DS3232MZ/V+T 鍒堕€犲晢:Maxim Integrated Products 鍔熻兘鎻忚堪:5PPM, I?C REAL-TIME CLOCK WITH SRAM - Tape and Reel 鍒堕€犲晢:Maxim Integrated Products 鍔熻兘鎻忚堪:IC RTC W/SRAM I2C 8SOIC 鍒堕€犲晢:Maxim Integrated Products 鍔熻兘鎻忚堪:I2C +/-5PPM RTC WITH MEMORY MEMS 8
DS3232MZ+ 鍔熻兘鎻忚堪:瀵�(sh铆)鏅�(sh铆)鏅�(sh铆)閻� RTC/TCMO/MEMS RoHS:鍚� 鍒堕€犲晢:Microchip Technology 鍔熻兘:Clock, Calendar. Alarm RTC 绺界窔鎺ュ彛:I2C 鏃ユ湡鏍煎紡:DW:DM:M:Y 鏅�(sh铆)闁撴牸寮�:HH:MM:SS RTC 瀛樺劜(ch菙)瀹归噺:64 B 闆绘簮闆诲-鏈€澶�:5.5 V 闆绘簮闆诲-鏈€灏�:1.8 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�: 瀹夎棰�(f膿ng)鏍�:Through Hole 灏佽 / 绠遍珨:PDIP-8 灏佽:Tube
DS3232MZ+TRL 鍔熻兘鎻忚堪:瀵�(sh铆)鏅�(sh铆)鏅�(sh铆)閻� RTC/TCMO/MEMS RoHS:鍚� 鍒堕€犲晢:Microchip Technology 鍔熻兘:Clock, Calendar. Alarm RTC 绺界窔鎺ュ彛:I2C 鏃ユ湡鏍煎紡:DW:DM:M:Y 鏅�(sh铆)闁撴牸寮�:HH:MM:SS RTC 瀛樺劜(ch菙)瀹归噺:64 B 闆绘簮闆诲-鏈€澶�:5.5 V 闆绘簮闆诲-鏈€灏�:1.8 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�: 瀹夎棰�(f膿ng)鏍�:Through Hole 灏佽 / 绠遍珨:PDIP-8 灏佽:Tube
DS3232N 鍒堕€犲晢:MAXIM 鍒堕€犲晢鍏ㄧū:Maxim Integrated Products 鍔熻兘鎻忚堪:Extremely Accurate I2C RTC with Integrated Crystal and SRAM