參數(shù)資料
型號： DDC101
英文描述： 20-BIT ANALOG-TO-DIGITAL CONVERTER
中文描述： 20位模擬數(shù)字轉換器
文件頁數(shù)： 2/27頁
文件大?。?/td> 346K
代理商： DDC101
DDC101
2
TABLE OF CONTENTS
Section 1 ............. Basic Theory of Operation
2 ............. Specifications
3 ............. Pin Descriptions
4 ............. Timing Diagrams
5 ............. Discussion of Specifications
6 ............. Detailed Theory of Operation
7 ............. Applications Information
8 ............. Mechanical
The second block diagram, Figure 2, shows the DDC101
circuit architecture which implements these functions
monolithically. During each conversion, the input signal
current is collected on the internal integration capacitance,
C
, as charge for a user determined integration period, T
.
As the integration capacitor collects input charge, the track-
ing logic updates the internal high resolution D/A converter
at a 2MHz rate to maintain the analog input node at virtual
ground.
The digital filter oversamples the tracking logic’s output at
the beginning and end of each integration period to produce
two oversampled data points. The DDC101 measures the
charge accumulated in the integration and performs corre-
lated double sampling (CDS) by subtracting these two data
points. CDS eliminates integration cycle dependent errors
such as charge injection, offset voltage, and reset noise since
these errors are measured with the signal at each of the two
data points. The number of oversamples, and thus the fre-
quency response of the digital filter, is user programmable.
The digital filter passes a low noise, high resolution digital
output to the serial I/O register. Since the timing control of
the serial I/O register is independent of the DDC101 conver-
sion process, the outputs of multiple DDC101 units can be
connected together in series or parallel to minimize intercon-
nections.
SECTION 1
BASIC THEORY OF OPERATION
The basic function of the DDC101 is illustrated in the
Simplified Equivalent Circuit shown in Figure 1. The opera-
tion is equivalent to the functions performed by a very high
quality, low bias current switched integrator followed by a
precision floating point programmable gain amplifier and
ending with a high resolution A/D converter.
FIGURE 1. Simplified Equivalent Circuit of DDC101 to Illustrate Function.
FIGURE 2. DDC101 Block Diagram.
C
INT
Digital Integration,
Tracking and
Control Logic
Digital Filter and
Error Correction
Serial I/O
Register
Serial In
Serial Out
Reset
DAC
CDAC
DDC101 Integrated Circuit
Comparator
V
REF
Analog
Input
Ground
Setup
Oversampled
Digital Out
18 Bits
20 Bits
Test In
+V
S
Test Current
C
INT
Data Out
Reset
Switched Integrator
Programmable Gain
Amplifier
A/D Converter
and Control Logic
Sensor
i Signal
相關PDF資料
PDF描述
DDC112 Dual Current Input 20-Bit ANALOG-TO-DIGITAL CONVERTER
DDC112U Dual Current Input 20-Bit ANALOG-TO-DIGITAL CONVERTER
DDC112UK Dual Current Input 20-Bit ANALOG-TO-DIGITAL CONVERTER
DDC118 Octal Current Input 20-Bit Analog-To-Digital Converter
DDC118IRTCR Octal Current Input 20-Bit Analog-To-Digital Converter
相關代理商/技術參數(shù)
參數(shù)描述
DDC101P 制造商:Rochester Electronics LLC 功能描述:- Bulk
DDC101U 功能描述:模數(shù)轉換器 - ADC 20-Bit Anlg-to-Dig Converter RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
DDC101UG4 功能描述:模數(shù)轉換器 - ADC 20-Bit Anlg-to-Dig Converter RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32
DDC1021 制造商:MPSIND 制造商全稱:MPS Industries, Inc. 功能描述:3W, Wide Input Range SMD, Single & Dual Output DC/DC Converters
DDC1022 制造商:MPSIND 制造商全稱:MPS Industries, Inc. 功能描述:3W, Wide Input Range SMD, Single & Dual Output DC/DC Converters
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*