- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19026 > DC919A-F (Linear Technology)BOARD DEMO 16BIT MSPS LTC2202 PDF資料下載
參數(shù)資料
| 型號(hào)： | DC919A-F |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 15/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DEMO 16BIT MSPS LTC2202 |
| 軟件下載： | QuikEval II System |
| 設(shè)計(jì)資源： | DC919A Design Files |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
| 相關(guān)產(chǎn)品： | LTC2202IUK#TRPBF-ND - IC ADC 16-BIT 10MSPS 48-QFN LTC2202CUK#TRPBF-ND - IC ADC 16-BIT 10MSPS 48-QFN LTC2202IUK#PBF-ND - IC ADC 16-BIT 10MSPS 48-QFN LTC2202CUK#PBF-ND - IC ADC 16-BIT 10MSPS 48-QFN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
LTC2203/LTC2202
22
22032fd
In applications where jitter is critical, such as when digi-
tizing high input frequencies, use as large an amplitude
as possible. It is also helpful to drive the CLK pin with a
low-jitter high frequency source which has been divided
down to the appropriate sample rate. If the ADC is clocked
with a sinusoidal signal, lter the CLK signal to reduce
wideband noise and distortion products generated by
the source.
Maximum and Minimum Conversion Rates
The maximum conversion rate for the LTC2203 is 25Msps.
The maximum conversion rate for the LTC2202 is 10Msps.
For the ADC to operate properly the CLK signal should have
a 50% (±5%) duty cycle. Each half cycle must have at least
18.9ns for the LTC2203 internal circuitry to have enough
settling time for proper operation. For the LTC2202, each
half cycle must be at least 40ns.
An on-chip clock duty cycle stabilizer may be activated if
the input clock does not have a 50% duty cycle. This circuit
uses the falling edge of CLK pin to sample the analog input.
The rising edge of CLK is ignored and an internal rising
edge is generated by a phase-locked loop. The input clock
duty cycle can vary from 30% to 70% and the clock duty
cycle stabilizer will maintain a constant 50% internal duty
cycle. If the clock is turned off for a long period of time,
the duty cycle stabilizer circuit will require one hundred
clock cycles for the PLL to lock onto the input clock. To
use the clock duty cycle stabilizer, the MODE pin must be
connected to 1/3VDD or 2/3VDD using external resistors.
The lower limit of the LTC2203/LTC2202 sample rate is
determined by droop of the sample and hold circuits. The
pipelined architecture of this ADC relies on storing analog
signals on small valued capacitors. Junction leakage will
discharge the capacitors. The specied minimum operating
frequency for the LTC2203/LTC2202 is 1Msps.
Figure 8. Sinusoidal Single-Ended CLK Drive
CLK
0.1μF
4.7μF
1k
FERRITE
BEAD
CLEAN 3.3V
SUPPLY
SINUSOIDAL
CLOCK
INPUT
22032 F09
NC7SVU04
56Ω
LTC2203/
LTC2202
PGA Pin
The PGA pin selects between two gain settings for the ADC
front-end. PGA = 0 selects an input range of 2.5VP-P; PGA =
1 selects an input range of 1.667VP-P. The 2.5V input range
has the best SNR; however, the distortion will be higher for
input frequencies above 100MHz. For applications with high
input frequencies, the low input range will have improved
distortion; however, the SNR will be 2.4dB worse. See the
Typical Performance Characteristics section.
Driving the Clock Input
The CLK input can be driven directly with a CMOS or TTL
level signal. A sinusoidal clock can also be used along with a
low-jitter squaring circuit before the CLK pin (Figure 8).
The noise performance of the LTC2203/2202 can depend
on the clock signal quality as much as on the analog
input. Any noise present on the clock signal will result in
additional aperture jitter that will be RMS summed with
the inherent ADC aperture jitter.
APPLICATIONS INFORMATION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 1309 | LAMP INCAND B6 SGL BAYONET 28V |
| 1683 | LAMP INCAND S-8 BAYONET 28V |
| 13605 | MICROPHONE ARM KM-1 41" 3-4.0LB |
| R88A-CPU001S | 1MGENERAL PURPOSE CONT.CABL.-U |
| 13611 | MICROPHONE ARM KM-1 41" 2-3.0LB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC919A-G | 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC590B 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC590B; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2207-14; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide; Features:Also works with requred DC590B |
| DC919A-H | 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC590 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC590; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2206-14; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide; Features:Also works with requred DC590 |
| DC919A-I | 制造商:Linear Technology 功能描述:BOARD DEMO LTC2205CUK-14 制造商:Linear Technology 功能描述:LTC2205 14BIT ADC 65MSPS EVAL BOARD 制造商:Linear Technology 功能描述:EVAL BOARD, LTC2205-14 14BIT ADC, Silicon Manufacturer:Linear Technology, Silico |
| DC920KB-GB | 制造商:DEWALT 功能描述:DRILL 18V |
| DC-921 | 制造商:INTRONICS 制造商全稱:INTRONICS 功能描述:7.5 WATT SINGLE OUTPUT DC-DC CONVERTERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。