- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19026 > DC919A-F (Linear Technology)BOARD DEMO 16BIT MSPS LTC2202 PDF資料下載
參數(shù)資料
| 型號： | DC919A-F |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 11/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DEMO 16BIT MSPS LTC2202 |
| 軟件下載： | QuikEval II System |
| 設(shè)計資源： | DC919A Design Files |
| 標準包裝： | 1 |
| 系列： | * |
| 相關(guān)產(chǎn)品： | LTC2202IUK#TRPBF-ND - IC ADC 16-BIT 10MSPS 48-QFN LTC2202CUK#TRPBF-ND - IC ADC 16-BIT 10MSPS 48-QFN LTC2202IUK#PBF-ND - IC ADC 16-BIT 10MSPS 48-QFN LTC2202CUK#PBF-ND - IC ADC 16-BIT 10MSPS 48-QFN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
LTC2203/LTC2202
19
22032fd
CONVERTER OPERATION
The LTC2203/LTC2202 are CMOS pipelined multistep con-
verters with a front-end PGA. As shown in Figure 1, the
converter has ve pipelined ADC stages; a sampled analog
inputwillresultinadigitizedvaluesevencycleslater(seethe
Timing Diagram section). The analog input is differential
for improved common mode noise immunity and to
maximize the input range. Additionally, the differential
input drive will reduce even order harmonics of the
sample-and-hold circuit.
Each pipelined stage shown in Figure 1 contains an ADC,
a reconstruction DAC and an interstage amplier. In
operation, the ADC quantizes the input to the stage and
the quantized value is subtracted from the input by the
DAC to produce a residue. The residue is amplied and
output by the residue amplier. Successive stages oper-
ate out of phase so that when odd stages are outputting
their residue, the even stages are acquiring that residue
and vice versa.
The phase of operation is determined by the state of the
CLK input pin.
When CLK is high, the analog input is sampled differen-
tially directly onto the input sample-and-hold capacitors,
inside the “input S/H” shown in the block diagram. At the
instant that CLK transitions from high to low, the volt-
age on the sample capacitors is held. While CLK is low,
the held input voltage is buffered by the S/H amplier
which drives the rst pipelined ADC stage. The rst stage
acquires the output of the S/H amplier during the low
phase of CLK. When CLK goes back high, the rst stage
produces its residue which is acquired by the second stage.
At the same time, the input S/H goes back to acquiring
the analog input. When CLK goes low, the second stage
produces its residue which is acquired by the third stage.
An identical process is repeated for the third and fourth
stages, resulting in a fourth stage residue that is sent to
the fth stage for nal evaluation.
Each ADC stage following the rst has additional range to
accommodate ash and amplier offset errors. Results
from all of the ADC stages are digitally delayed such that
the results can be properly combined in the correction
logic before being sent to the output buffer.
SAMPLE/HOLD OPERATION AND INPUT DRIVE
Sample/Hold Operation
Figure 2 shows an equivalent circuit for the LTC2203/
LTC2202 CMOS differential sample and hold. The differ-
ential analog inputs are sampled directly onto sampling
capacitors (CSAMPLE) through NMOS transitors. The
capacitors shown attached to each input (CPARASITIC) are
the summation of all other capacitance associated with
each input.
During the sample phase when CLK is high, the NMOS
transistors connect the analog inputs to the sampling
capacitors and they charge to, and track the differential
input voltage. When CLK transitions from high to low, the
sampled input voltage is held on the sampling capacitors.
During the hold phase when CLK is high, the sampling
capacitors are disconnected from the input and the held
voltage is passed to the ADC core for processing. As CLK
transitions from low to high, the inputs are reconnected to
the sampling capacitors to acquire a new sample. Since
the sampling capacitors still hold the previous sample,
a charging glitch proportional to the change in voltage
between samples will be seen at this time at the input of
the converter. If the change between the last sample and
Figure 2. Equivalent Input Circuit
LTC2203/LTC2202
CLK
22032 F02
VDD
RPARASITIC
3Ω
RPARASITIC
3Ω
AIN+
AIN–
CPARASITIC
1.4pF
CPARASITIC
1.4pF
CSAMPLE
9.1pF
CSAMPLE
9.1pF
RON
20Ω
RON
20Ω
APPLICATIONS INFORMATION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 1309 | LAMP INCAND B6 SGL BAYONET 28V |
| 1683 | LAMP INCAND S-8 BAYONET 28V |
| 13605 | MICROPHONE ARM KM-1 41" 3-4.0LB |
| R88A-CPU001S | 1MGENERAL PURPOSE CONT.CABL.-U |
| 13611 | MICROPHONE ARM KM-1 41" 2-3.0LB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC919A-G | 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC590B 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC590B; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2207-14; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide; Features:Also works with requred DC590B |
| DC919A-H | 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC590 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC590; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2206-14; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide; Features:Also works with requred DC590 |
| DC919A-I | 制造商:Linear Technology 功能描述:BOARD DEMO LTC2205CUK-14 制造商:Linear Technology 功能描述:LTC2205 14BIT ADC 65MSPS EVAL BOARD 制造商:Linear Technology 功能描述:EVAL BOARD, LTC2205-14 14BIT ADC, Silicon Manufacturer:Linear Technology, Silico |
| DC920KB-GB | 制造商:DEWALT 功能描述:DRILL 18V |
| DC-921 | 制造商:INTRONICS 制造商全稱:INTRONICS 功能描述:7.5 WATT SINGLE OUTPUT DC-DC CONVERTERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。