參數(shù)資料
型號： DAC1408D650HN
廠商： NXP SEMICONDUCTORS
元件分類： DAC
英文描述： Dual 14-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating
中文描述： 14-BIT DAC, PQCC64
封裝： 9 X 9 MM, 0.85 MM HEIGHT, PLASTIC, VQFN-64
文件頁數(shù)： 15/98頁
文件大?。?/td> 2600K
代理商： DAC1408D650HN
DAC1408D650
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 4 — 26 November 2010
15 of 98
NXP Semiconductors
DAC1408D650
2
, 4
or 8
interpolating DAC with JESD204A
10.2.4
Descrambler
The descrambler is a 16-bit parallel self-synchronous descrambler based on the
x
14
x
15
+
+
polynomial
. This processing can be turned off.
10.2.5
inter-lane alignment
This feature removes strict PCB design skew compensation between the lanes.
10.2.5.1
Single device operation
This module handles the alignment of the four data streams. Because of inter-lane skew
and each PLL per lane concept, these alignment characters may be received at different
times by the receivers. After the synchronization period, the lock signal is high. This
enables the receipt of K28.3 /A/ characters.
The /A/ characters provided in the initial alignment sequence are used to align the four
data streams. The ILA_CNTRL register’s SEL_ILA[1:0] bits select which K28.3 /A/ symbol
triggers the initial lane alignment:“00” = 1st /A/ symbol, “01” = 2nd /A/ symbol,
“10” = 3rd /A/ symbol, “11” = 4th /A/ symbol;
Table 86 on page 61
. When all receivers
have received their first selected /A/, they start propagating the received data to the frame
assembly module at the same point in time.
This module can compensate for up to
7 frame clock period misalignments between the
lanes.
When initial lane alignment is not supported, the manual alignment mode can be used.
After the initial ILA sequence, the lane alignment monitoring starts. If the received user
data contains a K28.3 /A/ symbol:
its position is compared to the value of the alignment monitor counter
if two successive K28.3 /A/ symbols have been received at a wrong position, a
realignment takes place
if the buffers are empty or overflow, this is indicated by the registers
ILA_BUF_ERR_LN0 to ILA_BUF_ERR_LN3
10.2.5.2
Multi-device operation
DAC1408D650 implements a multi-device inter-lane alignment that guarantees a skew of
less than one output period between them.
Two modes are available: master/slave and all slave. Both make use of the MDS_P and
MDS_N pins.
1
相關(guān)PDF資料
PDF描述
DAC1408D650HN Dual 14-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating
DAC1617D1G0HN Dual 16-bit DAC: up to 1 Gsps; x2, x4 and x8 interpolating
DAC1617D1G0HN Dual 16-bit DAC: up to 1 Gsps; x2, x4 and x8 interpolating
DAC1627D1G25HN Dual 16-bit DAC, up to 1.25 Gsps; 2x 4x and 8x interpolating
DAC1627D1G25
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC1408D650HN/C1,5 功能描述:數(shù)模轉(zhuǎn)換器- DAC DL 14BIT DAC 650MSPS 2X 4X OR 8X INT RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC1408D650HN-C1 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC1408D650HN-C18 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC1408D650HW/C1 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 14-bit DAC, up to 650 Msps, 2′ and 4′ interpolating with JESD204A interface
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*