- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382924 > DAC1205D750HW (NXP SEMICONDUCTORS) Dual 12-bit DAC, up to 750 Msps; 2x 4x and 8x interpolating PDF資料下載
參數(shù)資料
| 型號： | DAC1205D750HW |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | DAC |
| 英文描述： | Dual 12-bit DAC, up to 750 Msps; 2x 4x and 8x interpolating |
| 中文描述： | PARALLEL, WORD INPUT LOADING, 0.02 us SETTLING TIME, 12-BIT DAC, PQFP100 |
| 封裝： | 14 X 14 MM, 1 MM HEIGHT, PLASTIC, MS-026, SOT638-1, HTQFP-100 |
| 文件頁數(shù)： | 30/42頁 |
| 文件大?。?/td> | 352K |
| 代理商： | DAC1205D750HW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
DAC1205D750
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 3 — 7 June 2011
30 of 42
NXP Semiconductors
DAC1205D750
Dual 12-bit DAC, up to 750 Msps; 4x and 8x interpolating
The settings applied to DAC_A_GAIN_FINE[5:0] (see
Table 20 “DAC_A_Cfg_2 register
(address 0Ah) bit description”
) and to DAC_B_GAIN_FINE[5:0] (see
Table 23
“DAC_B_Cfg_2 register (address 0Dh) bit description”
) define the fine variation of the
full-scale current (see
Table 40
).
Table 40.
Default settings are shown highlighted.
DAC_GAIN_FINE[5:0]
Decimal
32
...
0
...
31
The coding of the fine gain adjustment is two’s complement.
10.11 Digital offset adjustment
When the DAC1205D750 analog output is DC connected to the next stage, the digital
offset correction can be used to adjust the common-mode level at the output of the DAC.
It adds an offset at the end of the digital part, just before the DAC.
The settings applied to DAC_A_OFFSET[11:0] (see
Table 19 “DAC_A_Cfg_1 register
(address 09h) bit description”
and
Table 21 “DAC_A_Cfg_3 register (address 0Bh) bit
description”
) and to “DAC_B_OFFSET[11:0]” (see
Table 22 “DAC_B_Cfg_1 register
(address 0Ch) bit description”
and
Table 24 “DAC_B_Cfg_3 register (address 0Eh) bit
description”
) define the range of variation of the digital offset (see
Table 41
).
13
14
15
1101
1110
1111
20.0
21.0
22.0
I
O(fs)
fine adjustment
Delta I
O(fs)
Two’s complement
10 0000
...
00 0000
...
01 1111
10.3 %
...
0
...
+10 %
Table 39.
Default settings are shown highlighted.
DAC_GAIN_COARSE[3:0]
Decimal
I
O(fs)
coarse adjustment
…continued
I
O(fs)
(mA)
Binary
相關PDF資料 |
PDF描述 |
|---|---|
| DAC1205D750HW | Dual 12-bit DAC, up to 750 Msps; 2x 4x and 8x interpolating |
| DAC1401D125HL | Dual 14-bit DAC, up to 125 Msps |
| DAC1401D125HL | Dual 14-bit DAC, up to 125 Msps |
| DAC1403D160HW | Dual 14 bits DAC, up to 160 MHz, 2 x interpolating |
| DAC1403D160 | |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DAC1205D750HW/C1,5 | 功能描述:數(shù)模轉換器- DAC DL 12BIT DAC 750MSPS RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC1208 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit, uP Compatible, Double-Buffered D to A Converters |
| DAC1208D650 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating with JESD204A interface |
| DAC1208D650HN | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating with JESD204A interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。