- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382924 > DAC1205D750HW (NXP SEMICONDUCTORS) Dual 12-bit DAC, up to 750 Msps; 2x 4x and 8x interpolating PDF資料下載
參數(shù)資料
| 型號(hào)： | DAC1205D750HW |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | DAC |
| 英文描述： | Dual 12-bit DAC, up to 750 Msps; 2x 4x and 8x interpolating |
| 中文描述： | PARALLEL, WORD INPUT LOADING, 0.02 us SETTLING TIME, 12-BIT DAC, PQFP100 |
| 封裝： | 14 X 14 MM, 1 MM HEIGHT, PLASTIC, MS-026, SOT638-1, HTQFP-100 |
| 文件頁(yè)數(shù)： | 29/42頁(yè) |
| 文件大?。?/td> | 352K |
| 代理商： | DAC1205D750HW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)當(dāng)前第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)
DAC1205D750
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 3 — 7 June 2011
29 of 42
NXP Semiconductors
DAC1205D750
Dual 12-bit DAC, up to 750 Msps; 4x and 8x interpolating
This configuration is optimum for temperature drift compensation because the bandgap
reference voltage can be matched to the voltage across the feedback resistor.
The DAC current can also be set by applying an external reference voltage to the
non-inverting input pin GAPOUT and disabling the internal bandgap reference voltage
with GAP_PD (register 00h[0]; see
Table 10 “COMMon register (address 00h) bit
description”
).
10.10.2
Full-scale current adjustment
The default full-scale current (I
O(fs)
) is 20 mA but further adjustments can be made by the
user to both DACs independently via the serial interface from 1.6 mA to 22 mA,
10 %.
The settings applied to DAC_A_GAIN_COARSE[3:0] (see
Table 20 “DAC_A_Cfg_2
register (address 0Ah) bit description”
and
Table 21 “DAC_A_Cfg_3 register (address
0Bh) bit description”
) and to DAC_B_GAIN COARSE[3:0] (see
Table 23 “DAC_B_Cfg_2
register (address 0Dh) bit description”
and
Table 24 “DAC_B_Cfg_3 register (address
0Eh) bit description”
) define the coarse variation of the full-scale current (see
Table 39
).
Table 39.
Default settings are shown highlighted.
DAC_GAIN_COARSE[3:0]
Decimal
0
1
2
3
4
5
6
7
8
9
10
11
12
Fig 11. Internal reference configuration
001aaj816
REF.
BANDGAP
GAPOUT
VIRES
DAC
CURRENT
SOURCES
ARRAY
AGND
AGND
100 nF
909
Ω
(1 %)
I
O(fs)
coarse adjustment
I
O(fs)
(mA)
Binary
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1.6
3.0
4.4
5.8
7.2
8.6
10.0
11.4
12.8
14.2
15.6
17.0
18.5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC1205D750HW | Dual 12-bit DAC, up to 750 Msps; 2x 4x and 8x interpolating |
| DAC1401D125HL | Dual 14-bit DAC, up to 125 Msps |
| DAC1401D125HL | Dual 14-bit DAC, up to 125 Msps |
| DAC1403D160HW | Dual 14 bits DAC, up to 160 MHz, 2 x interpolating |
| DAC1403D160 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC1205D750HW/C1,5 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC DL 12BIT DAC 750MSPS RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC1208 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:12-Bit, uP Compatible, Double-Buffered D to A Converters |
| DAC1208D650 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating with JESD204A interface |
| DAC1208D650HN | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating with JESD204A interface |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。