
December 22, 2003
Document No. 38-12011 Rev. *E
7
CY8C24xxx Preliminary Data Sheet
Contents
13.2.5
13.2.6
13.2.7
13.2.8
13.2.9
13.2.10
13.2.11
13.2.12
13.2.13
13.2.14
13.2.15
13.2.16
13.2.17
13.2.18
13.2.19
13.2.20
13.2.21
13.2.22
13.2.23
13.2.24
13.2.25
13.2.26
13.2.27
13.2.28
DxBxxFN .....................................................................................................159
DxBxxIN ......................................................................................................161
DxBxxOU ....................................................................................................162
CLK_CR0 ....................................................................................................164
CLK_CR1 ....................................................................................................165
ABF_CR0 ....................................................................................................166
AMD_CR0 ...................................................................................................167
AMD_CR1 ...................................................................................................168
ALT_CR0 ....................................................................................................169
GDI_O_IN ...................................................................................................170
GDI_E_IN ....................................................................................................171
GDI_O_OU ..................................................................................................172
GDI_E_OU ..................................................................................................173
OSC_CR4 ...................................................................................................174
OSC_CR3 ...................................................................................................175
OSC_CR0 ...................................................................................................176
OSC_CR1 ...................................................................................................177
OSC_CR2 ...................................................................................................178
VLT_CR ......................................................................................................179
VLT_CMP ....................................................................................................180
IMO_TR .......................................................................................................181
ILO_TR ........................................................................................................182
BDG_TR ......................................................................................................183
ECO_TR ......................................................................................................184
SECTION D DIGITAL SYSTEM
Top-Level Digital Architecture ........................................................................................................185
Digital Register Summary ..............................................................................................................186
185
14. Global Digital Interconnect (GDI)
..........................................................................187
14.1
Architectural Description ....................................................................................................187
14.2
Register Definitions............................................................................................................189
14.2.1
GDI_O_IN and GDI_E_IN Registers............................................................189
14.2.2
GDI_O_OU and GDI_E_OU Registers........................................................189
15. Array Digital Interconnect (ADI)
............................................................................191
15.1
Architectural Description ....................................................................................................191
16. Row Digital Interconnect (RDI)
..............................................................................193
16.1
Architectural Description ....................................................................................................193
16.2
Register Definitions............................................................................................................196
16.2.1
RDIxRI Register...........................................................................................196
16.2.2
RDIxSYN Register .......................................................................................196
16.2.3
RDIxIS Register ...........................................................................................196
16.2.4
RDIxLTx Registers .......................................................................................197
16.2.5
RDIxROx Registers......................................................................................197
16.3
Timing Diagram .................................................................................................................197
17. Digital Blocks
.......................................................................................................199
17.1
Architectural Description ....................................................................................................199
17.1.1
Input Multiplexers.........................................................................................199
17.1.2
Input Clock Resynchronization.....................................................................200
17.1.3
Output De-Multiplexers ................................................................................201
17.1.4
Block Chaining Signals ................................................................................201
17.1.5
Timer Function .............................................................................................202
17.1.6
Counter Function..........................................................................................202