參數(shù)資料
型號: CY39165V
英文描述: Programmable Logic
中文描述: 可編程邏輯
文件頁數(shù): 43/86頁
文件大小: 1212K
代理商: CY39165V
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 43 of 86
Package Diagrams
(continued)
BOTTOM VIEW
TOP VIEW
10
9
8
7
6
5
4
3
2
1
A
B
C
D
E
F
G
H
J
K
PIN 1 CORNER
PIN 1 CORNER
0.20(4X)
0.25 M C A B
0.05 M C
0.45±0.05(256X)-CPLD DEVICES (37K & 39K)
0.50±0.05(256X)-ALL OTHER DEVICES
0
0
C
SEATING PLANE
0
16 15 14 13 12
11
T
R
P
M
N
L
N
T
R
P
M
L
K
J
F
G
H
E
D
A
C
B
16
15
13 14
12
10 11
9
2
8
7
6
5
4
3
1
A
B
A1 0.36
0.56
A 1.40 MAX. 1.60 MAX.
REFERENCE JEDEC MO-192
15.00
1.00
0
A
17.00±0.10
7.50
7
1
1
1
A1
-
+
256-Ball FBGA (17 x 17 mm) BB256
51-85108-*D
相關(guān)PDF資料
PDF描述
CY39200V Programmable Logic
CY3930V208-200MGC CAP CER 1000PF 50V X7R 0805 FLEX
CY3950V208-200MGC CAP CER 10000PF 50V X7R 0805 FLX
CY39100V208-200MGC CAP CER .10UF 50V X7R 0805 FLEX
CY39165V208-200MGC CAP 100PF 50V 10% SLC SMD-0202 WAFFLE RF
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39165V208-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities