參數(shù)資料
型號(hào)： CY39165V
英文描述： Programmable Logic
中文描述： 可編程邏輯
文件頁(yè)數(shù)： 3/86頁(yè)
文件大?。?/td> 1212K
代理商： CY39165V
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 3 of 86
General Description
The Delta39K family, based on a 0.18-mm
,
six-layer metal
CMOS logic process, offers a wide range of high-density
solutions at unparalleled system performance. The Delta39K
family is designed to combine the high speed, predictable
timing, and ease of use of CPLDs with the high densities and
low power of FPGAs. With devices ranging from 30,000 to
200,000 usable gates, the family features devices ten times
the size of previously available CPLDs. Even at these large
densities, the Delta39K family is fast enough to implement a
fully synthesizable 64-bit, 66-MHz PCI core.
The architecture is based on Logic Block Clusters (LBC) that
are connected by Horizontal and Vertical (H and V) routing
channels. Each LBC features eight individual Logic Blocks
(LB) and two cluster memory blocks. Adjacent to each LBC is
a channel memory block, which can be accessed directly from
the I/O pins. Both types of memory blocks are highly config-
urable and can be cascaded in width and depth. See
Figure 1
for a block diagram of the Delta39K architecture.
All the members of the Delta39K family have Cypress’s highly
regarded In-System Reprogrammability (ISR) feature, which
simplifies both design and manufacturing flows, thereby
reducing costs. The ISR feature provides the ability to recon-
4
GCLK[3:0]
4
4
4
Channel
RAM
4
GCLK[3:0]
4
4
4
4
GCLK[3:0]
4
4
4
4
4
GCLK[3:0]
PLL and Clock MUX
GCTL[3:0]
I/O Bank 6
I/O Bank 7
I/O Bank 3
I/O Bank 2
I
I
I
I
LB 4
LB 3
LB 0
Cluster
RAM
LB 5
LB 6
LB 7
LB 2
LB 1
PIM
Cluster
RAM
Channel
RAM
Channel
RAM
Channel
RAM
Channel
RAM
Channel
RAM
Channel
RAM
Channel
RAM
Channel
RAM
Channel
RAM
Channel
RAM
Channel
RAM
LB 4
LB 3
LB 0
Cluster
RAM
LB 5
LB 6
LB 7
LB 2
LB 1
PIM
Cluster
RAM
LB 4
LB 3
LB 0
Cluster
RAM
LB 5
LB 6
LB 7
LB 2
LB 1
PIM
Cluster
RAM
LB 4
LB 3
LB 0
Cluster
RAM
LB 5
LB 6
LB 7
LB 2
LB 1
PIM
RAM
LB 4
LB 3
LB 0
Cluster
RAM
LB 5
LB 6
LB 7
LB 2
LB 1
PIM
Cluster
RAM
LB 4
LB 3
LB 0
Cluster
RAM
LB 5
LB 6
LB 7
LB 2
LB 1
PIM
Cluster
RAM
LB 4
LB 3
LB 0
RAM
LB 5
LB 6
LB 7
LB 2
LB 1
PIM
RAM
LB 4
LB 3
LB 0
Cluster
RAM
LB 5
LB 6
LB 7
LB 2
LB 1
PIM
RAM
LB 4
LB 3
LB 0
Cluster
RAM
LB 5
LB 6
LB 7
LB 2
LB 1
PIM
Cluster
RAM
LB 4
LB 3
LB 0
Cluster
RAM
LB 5
LB 6
LB 7
LB 2
LB 1
PIM
Cluster
RAM
LB 4
LB 3
LB 0
Cluster
RAM
LB 5
LB 6
LB 7
LB 2
LB 1
PIM
RAM
LB 4
LB 3
LB 0
RAM
LB 5
LB 6
LB 7
LB 2
LB 1
PIM
RAM
Figure 1. Delta39K100 Block Diagram (Three Rows × Four Columns) with I/O Bank Structure
相關(guān)PDF資料
PDF描述
CY39200V Programmable Logic
CY3930V208-200MGC CAP CER 1000PF 50V X7R 0805 FLEX
CY3950V208-200MGC CAP CER 10000PF 50V X7R 0805 FLX
CY39100V208-200MGC CAP CER .10UF 50V X7R 0805 FLEX
CY39165V208-200MGC CAP 100PF 50V 10% SLC SMD-0202 WAFFLE RF
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39165V208-125BBC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125BBI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125BGC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125BGI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125MBC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*