參數(shù)資料
型號(hào): CY39165V
英文描述: Programmable Logic
中文描述: 可編程邏輯
文件頁(yè)數(shù): 33/86頁(yè)
文件大小: 1212K
代理商: CY39165V
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 33 of 86
Switching Waveforms
(continued)
CLOCK
A
n
A
n
B
n–1
B
n+1
t
CHMBDV
A
n–1
t
CHMBDV
t
CHMS
t
CHMS
ADDRESS B
ADDRESS
MATCH
Dual-Port Synchronous Address Match Busy Signal
ADDRESS A
相關(guān)PDF資料
PDF描述
CY39200V Programmable Logic
CY3930V208-200MGC CAP CER 1000PF 50V X7R 0805 FLEX
CY3950V208-200MGC CAP CER 10000PF 50V X7R 0805 FLX
CY39100V208-200MGC CAP CER .10UF 50V X7R 0805 FLEX
CY39165V208-200MGC CAP 100PF 50V 10% SLC SMD-0202 WAFFLE RF
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39165V208-125BBC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125BBI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125BGC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125BGI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39165V208-125MBC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:CPLDs at FPGA Densities