參數(shù)資料
型號: CY39030V
英文描述: Programmable Logic
中文描述: 可編程邏輯
文件頁數(shù): 66/86頁
文件大?。?/td> 1212K
代理商: CY39030V
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *H
Page 66 of 86
T4
T5
T6
T7
T8
T9
T10
T11
T12
T13
T14
T15
T16
IO2
IO2
IO2
IO2
IO2
IO2
IO/V
REF2
NC
IO2
IO2
NC
IO/V
REF3
IO3
IO3
IO3
IO3
GND
IO/V
REF2
IO/V
REF2
IO2
IO2
IO/V
REF3
IO/V
REF3
IO3
IO3
IO3
IO3
GND
IO/V
REF2
IO/V
REF2
IO2
IO2
IO/V
REF3
IO/V
REF3
IO3
IO3
IO3
IO3
GND
Table 13. 256 FBGA Pin Table
(continued)
Pin
CY39030
CY39050
CY39100
Table 14. 484 FBGA Pin Table
Pin
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
B1
B2
B3
B4
B5
B6
CY39050
GND
GND
NC
NC
IO7
IO7
NC
IO7
IO7
IO7
GND
GND
IO6
IO6
IO6
NC
IO6
IO6
NC
NC
GND
GND
GND
GND
NC
V
CCIO7
NC
IO7
CY39100
GND
GND
NC
NC
IO7
IO7
IO7
IO7
IO7
IO7
GND
GND
IO6
IO6
IO6
IO6
IO6
IO6
NC
NC
GND
GND
GND
GND
NC
V
CCIO7
IO7
IO7
CY39165
GND
GND
IO/V
REF7
IO/V
REF7
IO7
IO7
IO7
IO7
IO7
IO7
GND
GND
IO6
IO6
IO6
IO6
IO6
IO6
NC
NC
GND
GND
GND
GND
IO7
V
CCIO7
IO7
IO7
CY39200
GND
GND
IO/V
REF7
IO/V
REF7
IO7
IO7
IO7
IO7
IO7
IO7
GND
GND
IO6
IO6
IO6
IO6
IO6
IO6
IO/V
REF6
IO6
GND
GND
GND
GND
IO7
V
CCIO7
IO7
IO7
相關(guān)PDF資料
PDF描述
CY39165V Programmable Logic
CY39200V Programmable Logic
CY3930V208-200MGC CAP CER 1000PF 50V X7R 0805 FLEX
CY3950V208-200MGC CAP CER 10000PF 50V X7R 0805 FLX
CY39100V208-200MGC CAP CER .10UF 50V X7R 0805 FLEX
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39030V208-125BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39030V208-125BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39030V208-125BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39030V208-125BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39030V208-125MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities