- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366978 > CY28412 Clocks and Buffers PDF資料下載
參數(shù)資料
| 型號(hào)： | CY28412 |
| 英文描述： | Clocks and Buffers |
| 中文描述： | 時(shí)鐘和緩沖器 |
| 文件頁(yè)數(shù)： | 21/48頁(yè) |
| 文件大?。?/td> | 538K |
| 代理商： | CY28412 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)
CY28405-2
Document #: 38-07511 Rev. *C
Page 5 of 16
Byte 1: Control Register
Bit
7
@Pup
0
Name
Description
SRCT
SRCC
SRCT
SRCC
Reserved
Reserved
Reserved
CPUT_ITP, CPUC_ITP
Allow control of SRC during SW PCI_STP assertion
0 = Free Running, 1 = Stopped with SW PCI_STP
SRC Output Enable
0 = Disabled (three-state), 1 = Enabled
Reserved, set = 1
Reserved, set = 1
Reserved, set = 1
CPU_ITP Output Enable
0 = Disabled (three-state), 1 = Enabled
CPU(T/C)1 Output Enable,
0 = Disabled (three-state), 1 = Enabled
CPUT/C)0 Output Enable
0 = Disabled (three-state), 1 = Enabled
6
1
5
4
3
2
1
1
1
1
1
1
CPUT1, CPUC1
0
1
CPUT0, CPUC0
Byte 2: Control Register
Bit
7
@Pup
0
Name
Description
SRCT, SRCC
SRCT/C Pwrdwn drive mode
0 = Driven in power-down, 1 = three-state in power-down
SRC Stop drive mode
0 = Driven in PCI_STP, 1 = three-state in power-down
CPU(T/C)_ITP Pwrdwn drive mode
0 = Driven in power-down, 1 = three-state in power-down
CPU(T/C)1 Pwrdwn drive mode
0 = Driven in power-down, 1 = three-state in power-down
CPU(T/C)0 Pwrdwn drive mode
0 = Driven in power-down, 1 = three-state in power-down
Reserved, set = 0
Reserved, set = 0
Reserved, set = 0
6
0
SRCT, SRCC
5
0
CPUT_ITP, CPUC_ITP
4
0
CPUT1, CPUC1
3
0
CPUT0, CPUC0
2
1
0
0
0
0
Reserved
Reserved
Reserved
Byte 3: Control Register
Bit
7
@Pup
1
Name
Description
SW PCI STOP
SW PCI_STP Function
0= PCI_STP assert, 1= PCI_STP deassert
When this bit is set to 0, all STOPPABLE PCI, PCIF and SRC outputs will
be stopped in a synchronous manner with no short pulses.
When this bit is set to 1, all STOPPED PCI,PCIF and SRC outputs will
resume in a synchronous manner with no short pulses.
Reserved
PCI5 Output Enable
0 = Disabled, 1 = Enabled
PCI4 Output Enable
0 = Disabled, 1 = Enabled
PCI3 Output Enable
0 = Disabled, 1 = Enabled
PCI2 Output Enable
0 = Disabled, 1 = Enabled
PCI1 Output Enable
0 = Disabled, 1 = Enabled
PCI0 Output Enable
0 = Disabled, 1 = Enabled
6
5
1
1
Reserved
PCI5
4
1
PCI4
3
1
PCI3
2
1
PCI2
1
1
PCI1
0
1
PCI0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28419 | Clocks and Buffers |
| CY28510 | Clocks and Buffers |
| CY2901CDC | Microprocessor Slice |
| CY2901CDMB | Microprocessor Slice |
| CY2907PC-03 | CPU System Clock Generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28412OC | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Clock Generator for Intel㈢ Grantsdale Chipset |
| CY28412OCT | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Clock Generator for Intel㈢ Grantsdale Chipset |
| CY28412OXC | 功能描述:IC CLOCK GEN GRANTSDALE 56-SSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| CY28412OXCT | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Clock Generator for Intel㈢ Grantsdale Chipset |
| CY28416 | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:Next Generation FTG for Intel㈢ Architecture |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。