- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9028 > CY28346ZXCT (Silicon Laboratories Inc)IC CLOCK DIFF OUT CK408 56TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | CY28346ZXCT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁(yè)數(shù)： | 9/19頁(yè) |
| 文件大小： | 0K |
| 描述： | IC CLOCK DIFF OUT CK408 56TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 類型： | * |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:19 |
| 差分 - 輸入:輸出： | 無(wú)/是 |
| 頻率 - 最大： | 200MHz |
| 除法器/乘法器： | 是/無(wú) |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
| 其它名稱： | SLCY28346ZXCT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
CY28346
......................Document #: 38-07331 Rev. *C Page 17 of 19
TPZL/TPZH
Output Enable Delay
(All Outputs)
1.0
10.0
1.0
10.0
1.0
10.0
1.0
10.0
ns
TPZL/TPZH
Output disable delay (all
outputs)
1.0
10.0
1.0
10.0
1.0
10.0
1.0
10.0
ns
TSTABLE
All Clock Stabilization
from Power-up
33
3
ms
TSS
Stopclock Set-up Time
10.0
ns
TSH
Stopclock Hold Time
0
ns
TSU
Oscillator Start-up Time
X
ms
AC Parameters (VDD = VDDA = 3.3V ±5%, TA = 0°C to +70°C) (continued)
Parameter
Description
66 MHz
100 MHz
133 MHz
200 MHz
Unit
Notes
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Table 9. Maximum Lumped Capacitive Output Loads
Clock
Max. Load
Units
PCI Clocks
30
pF
3V66 (0,1)
30
pF
30
pF
48MUSB Clock
20
pF
48MDOT
10
pF
REF Clock
50
pF
Notes:
27. CPU_STP# and PCI _STP# set-up time with respect to any PCI_F clock to guarantee that the effected clock will stop or start at the next PCI_F clock’s rising edge
28. When crystal meets minimum 40
device series resistance specification.
29. Device is not affected, VTT_PWRGD# is ignored.
VID (0:3),
SEL (0,1)
VTT_PWRGD#
PWRGD
VDD Clock Gen
Clock State
Clock Outputs
Clock VCO
0.2-0.3mS
Delay
State 0
State 2
State 3
Wait for
VTT_GD#
Sample Sels
Off
On
State 1
(Note A)
Figure 16. VTT_PWRGD# Timing Diagram29[29]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28346ZXC-2T | IC CLOCK DIFF OUT CK408 56TSSOP |
| CY28346OXCT | IC CLOCK DIFF OUT CK408 56SSOP |
| MPC9653AACR2/W | IC PLL CLK GEN 1:8 3.3V 32-LQFP |
| MPC9653AACR2 | IC PLL CLK GEN 1:8 3.3V 32-LQFP |
| VE-J72-MZ-F3 | CONVERTER MOD DC/DC 15V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28347 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| CY28347OC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| CY28347OCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| CY28347ZC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY28347ZCT | 制造商:Rochester Electronics LLC 功能描述:FTG FOR VIA P4 CHIPSET - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。