- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9028 > CY28346ZXCT (Silicon Laboratories Inc)IC CLOCK DIFF OUT CK408 56TSSOP PDF資料下載
參數(shù)資料
| 型號： | CY28346ZXCT |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 6/19頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK DIFF OUT CK408 56TSSOP |
| 標準包裝： | 2,000 |
| 類型： | * |
| PLL： | 是 |
| 輸入： | 晶體 |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:19 |
| 差分 - 輸入:輸出： | 無/是 |
| 頻率 - 最大： | 200MHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | * |
| 封裝/外殼： | * |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | * |
| 其它名稱： | SLCY28346ZXCT |
CY28346
......................Document #: 38-07331 Rev. *C Page 14 of 19
Absolute Maximum Ratings[5]
Input Voltage Relative to VSS:.............................. VSS – 0.3V
Input Voltage Relative to VDDQ or AVDD: ............. VDD + 0.3V
Storage Temperature: ................................ –65
C to + 150C
Operating Temperature:.................................... 0
C to +85C
Maximum Power Supply:................................................ 3.5V
Current Accuracy[6]
Parameter
Conditions
Configuration
Load
Min.
Max.
Iout
VDD = nominal (3.30V)
M0 = 0 or 1 and Rr (see Table 1)
Nominal test load for given
configuration
–7%
Inom
+ 7%
Inom
Iout
VDD = 3.30 ± 5%
All combinations of M0 or 1 and Rr
(see Table 1)
Nominal test load for given
configuration
–12%
Inom
+ 12%
Inom
DC Parameters (VDD = VDDA = 3.3V ±5%, TA = 0°C to +70°C)
Parameter
Description
Conditions
Min.
Typ.
Max.
Unit
IDD3.3V
Dynamic Supply Current
All frequencies at maximum values[7]
280
mA
IPD3.3V
Power-down Supply Current
PD# asserted
Note 8
mA
CIN
Input Pin Capacitance
5pF
COUT
Output Pin Capacitance
6pF
LPIN
Pin Inductance
7nH
CXTAL
Crystal Pin Capacitance
Measured from the XIN or XOUT pin to ground
30
36
42
pF
AC Parameters (VDD = VDDA = 3.3V ±5%, TA = 0°C to +70°C)
Parameter
Description
66 MHz
100 MHz
133 MHz
200 MHz
Unit
Notes
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Crystal
TDC
XIN Duty Cycle
47.5
52.5
47.5
52.5
47.5
52.5
47.5
52.5
%
TPERIOD
XIN period
69.84
71.0
69.84
71.0
69.84
71.0
69.84
71.0
ns
VHIGH
XIN HIGH Voltage
0.7VDD
VDD
0.7VDD
VDD
0.7VDD
VDD
0.7VDD
VDD
V
VLOW
XIN LOW Voltage
0
0.3VDD
00.3VDD
V
TR / TF
XIN Rise and Fall Times
10.0
ns
TCCJ
XIN Cycle to Cycle Jitter
500
ps
CPU at 0.7V Timing
TDC
CPUT and CPUC Duty
Cycle
45
55
45
55
45
55
45
55
%
TPERIOD
CPUT and CPUC
Period
14.85
15.3
9.85
10.2
7.35
7.65
4.85
5.1
ns
TSKEW
Any CPU to CPU Clock
Skew
100
ps
Notes:
5. Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
6. Inom refers to the expected current based on the configuration of the device.
7. All outputs loaded as per maximum capacitive load table.
8. Absolute value = ((Programmed CPU Iref) × (2)) + 10 mA.
9. This parameter is measured as an average over 1
s duration, with a crystal center frequency of 14.31818 MHz.
10. When Xin is driven from an external clock source.
11. This is required for the duty cycle on the REF clock out to be as specified. The device will operate reliably with input duty cycles up to 30/70 but the REF clock
duty cycle will not be within data sheet specifications.
12. All outputs loaded as perTable 9 below.
13. Probes are placed on the pins and measurements are acquired at 1.5V for 3.3V signals (see test and measurement set-up section of this data sheet).
14. Measured between 0.2VDD and 0.7VDD.
15. This measurement is applicable with Spread ON or Spread OFF.
16. Measured at crossing point (Vx) or where subtraction of CLK–CLK# crosses 0V Measured from VOL = 0.175V to VOH = 0.525V.
17. Measured from VOL = 0.175V to VOH = 0.525V.
18. Determined as a fraction of 2*(Trise–Tfall)/ (Trise+Tfall).
19. Test load is Rta = 33.2
, Rd = 49.9.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY28346ZXC-2T | IC CLOCK DIFF OUT CK408 56TSSOP |
| CY28346OXCT | IC CLOCK DIFF OUT CK408 56SSOP |
| MPC9653AACR2/W | IC PLL CLK GEN 1:8 3.3V 32-LQFP |
| MPC9653AACR2 | IC PLL CLK GEN 1:8 3.3V 32-LQFP |
| VE-J72-MZ-F3 | CONVERTER MOD DC/DC 15V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY28347 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| CY28347OC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| CY28347OCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems |
| CY28347ZC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CY28347ZCT | 制造商:Rochester Electronics LLC 功能描述:FTG FOR VIA P4 CHIPSET - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。