- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366976 > CY27EE16ZEI (Cypress Semiconductor Corp.) 1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM PDF資料下載
參數(shù)資料
| 型號(hào)： | CY27EE16ZEI |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| 中文描述： | 1鎖相環(huán)在系統(tǒng)可編程時(shí)鐘發(fā)生器與個(gè)人16K的EEPROM的 |
| 文件頁(yè)數(shù)： | 7/17頁(yè) |
| 文件大?。?/td> | 163K |
| 代理商： | CY27EE16ZEI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
CY27EE16ZE
Document #: 38-07440 Rev. *B
Page 7 of 17
Power-down Mode (PDM) and Output Enable
(OE) Registers for Pin 10
In the default clock configuration, pin 10 is configured as OE,
and not configured as PDM. As such, the Power-down mode
is not available unless the clock core is modified.
To Configure for PDM
To configure pin 10 for PDM, use the SPI to write the following:
1. PDMEnable, Register 10H[2] = 1
2. PDMPadSel[1:0], Register 10H[1:0] =10
3. OESrc, Register 10H[7] = 1 (to redirect control of output
enable to memory, register 40H[7:6], and thereby enable
both divider banks).
Now, when the PDM signal (an active LOW signal) is asserted,
all of the clock components are shut down and the part enters
a low-power state.
The serial port and EE blocks will still be available. These
circuits automatically go into a low-power state when not being
used, but will draw power when active.
Note: For default factory programmed devices, Register
40H[7:6] may be programmed to 00. In this case Register
40H[7:6] must be programmed to 11 in order for clock outputs
to be enabled.
To Configure for OE
To reconfigure pin 10 as OE again, so that pin 10 controls
enable/disable of the output divider bank, use the SPI to write
the following:
1. OESrc, Register 10H[7] = 0
2. OE0PadSel[1:0], Register 10H[6:5] =10
3. OE1PadSel[1:0], Register 10H[4:3] =10
4. PDMEnable, Register 10H[2] = 0
5. Mem WP, Register 11H[4] = 0
6. WPSrc, Register 11H[3] = 1
Write Protect (WP) Registers
To reconfigure pin 17 as WP, to control enable/disable of write
protection, use the SPI to write the following:
WPSrc, Register 11H[3] = 0
WPPadSel[2:0], Register 11H[2:0] = 100
When active (WP = 1), WP prevents the control logic for the
EE from initiating a erase/program cycle for any of the
EEPROM blocks (16-Kbit scratchpad and clock configuration
block). All serial shifting works as normal.
PLL Frequency, Q Counter
The first counter is known as the Q counter. The Q counter
divides REF by its calculated value. Q is a 7 bit divider with a
maximum value of 127 and minimum value of 0. The primary
value of Q is determined by 7 bits in register 42H (6..0), but 2
is added to this register value to achieve the total Q, or Q
total
.
Q
total
is defined by the formula:
Q
total
= Q + 2
.
The minimum value of Q
total
is 2. The maximum value of Q
total
is 129. Register 42H is defined in
Table 7
.
Stable operation of the CY27EE16ZE cannot be guaranteed if
REF/Q
total
falls below 250 kHz. Q
total
bit locations and values
are defined in
Table 7
.
PLL Frequency, P Counter
The next counter definition is the P (product) counter. The P
counter is multiplied with the (REF/Q
total
) value to achieve the
VCO frequency. The product counter, defined as P
total
, is
made up of two internal variables, PB and PO. The formula for
calculating P
total
is:
P
total
= (2(PB + 4) + PO)
PB is a 10-bit variable, defined by registers 40H(1:0) and
41H(7:0). The 2 LSBs of register 40H are the two MSBs of
variable PB. Bits 4..2 of register 40H are used to determine the
charge pump settings (see section, "Charge Pump Settings
[40H(2..0)]", page 8”). The 3 MSBs of register 40H are preset
and reserved and cannot be changed.
PO is a single bit variable, defined in register 42H(7). This
allows for odd numbers in P
total
.
The remaining 7 bits of 42H are used to define the Q counter,
as shown in
Table 7
.
The minimum value of P
total
is 8. The maximum value of P
total
is 2055. To achieve the minimum value of P
total
, PB and PO
should both be programmed to 0. To achieve the maximum
value of P
total
, PB should be programmed to 1023, and PO
should be programmed to 1.
Stable operation of the CY27EE16ZE cannot be guaranteed if
the value of (P
total
*(REF/Q
total
)) is above 400 MHz or below
100 MHz. Registers 40H, 41H and 42H are defined in
Table 8
.
Table 7. Q Counter Register Definition
Register
42H
Table 8. P Counter Register Definition
D7
PO
D6
Q(6)
D5
Q(5)
D4
Q(4)
D3
Q(3)
D2
Q(2)
D1
Q(1)
D0
Q(0)
Address
40H
41H
42H
D7
1
D6
1
D5
0
D4
D3
D2
D1
D0
Pump(2)
PB(4)
Q(4)
Pump(1)
PB(3)
Q(3)
Pump(0)
PB(2)
Q(2)
PB(9)
PB(1)
Q(1)
PB(8)
PB(0)
Q(0)
PB(7)
PO
PB(6)
Q(6)
PB(5)
Q(5)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY27H010-25HC | x8 EPROM |
| CY27H010-30HC | x8 EPROM |
| CY27H010-35HC | x8 EPROM |
| CY27H010-35HMB | x8 EPROM |
| CY27H010-35LMB | x8 EPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY27EE16ZEI-XXX | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27EE16ZEI-XXXT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM |
| CY27H010-25HC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 EPROM |
| CY27H010-25JC | 制造商:Cypress Semiconductor 功能描述: |
| CY27H010-25ZC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:128K x 8 High-Speed CMOS EPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。