- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄223637 > CY23S09SXC-1T (CYPRESS SEMICONDUCTOR CORP) 23S SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 PDF資料下載
參數(shù)資料
| 型號(hào)： | CY23S09SXC-1T |
| 廠(chǎng)商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類(lèi)： | 時(shí)鐘及定時(shí) |
| 英文描述： | 23S SERIES, PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO16 |
| 封裝： | 0.150 INCH, LEAD FREE, MS-012, SOIC-16 |
| 文件頁(yè)數(shù)： | 10/10頁(yè) |
| 文件大?。?/td> | 295K |
| 代理商： | CY23S09SXC-1T |
CY23S09, CY23S05
Document Number: 38-07296 Rev. *F
Page 9 of 10
Document History Page
Document Title: CY23S09/CY23S05 Low Cost 3.3V Spread Aware Zero Delay Buffer
Document Number: 38-07296
Rev.
ECN No.
Submission
Date
Orig. of
Change
Description of Change
**
111147
11/14/01
DSG
Changed from spec number 38-01094 to 38-07296
*A
111773
02/20/02
CTK
Added 150-mil SSOP option
*B
122885
12/22/02
RBI
Added power-up requirements to Operating Conditions
*C
267849
See ECN
RGL
Added Lead-Free devices
*D
2595524
10/23/08
CXQ/PYRS Added device “Status” to Ordering Information
*E
2761988
09/10/09
KVM
Removed obsolete parts from Ordering Information table: CY23S09ZC-1,
CY23S09OC-1, CY23S09OC-1H, CY23S09ZXC-1, CY23S09OXC-1,
CY23S09OXC-1H.
Added CY23S05SXC-1T, CY23S05SXC-1HT, CY23S09SXC-1T,
CY23S09SXC-1HT, CY23S09ZXC-1HT.
Removed Status column from Ordering Information table; added footnote.
Updated package names and added numerical temperature range to
Ordering Information table.
Removed QSOP package drawing.
*F
2897373
03/22/10
CXQ
Removed part numbers CY23S05SC-1, CY23S05SC-1H, CY23S09SC-1,
CY23S09SC-1H, and CY23S09ZC-1H from Ordering Information table.
Added CY23S05SXI-1 and CY23S05SXI-1T to Ordering Information table.
Updated package diagrams.
Updated copyright section.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY2DP818ZXCT | 2DP SERIES, LOW SKEW CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO38 |
| CY2SSTV857LFC-32 | SSTV SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40 |
| CY2SSTV857LFXC-32T | SSTV SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40 |
| CY2SSTV857ZC-32 | PLL BASED CLOCK DRIVER, PDSO48 |
| CY37064VP44-YMB | EE PLD, 12 ns, CQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY23S09ZC-1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述: |
| CY23S09ZC-1H | 制造商:Cypress Semiconductor 功能描述: |
| CY23S09ZXC-1 | 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Low Cost 3.3V Spread Aware Zero Delay Buffer |
| CY23S09ZXC1H | 制造商:Cypress Semiconductor 功能描述:Zero Delay PLL Clock Buffer Single 10MHz to 133MHz 16-Pin TSSOP |
| CY23S09ZXC-1H | 功能描述:鎖相環(huán) - PLL 3.3V ZDB RoHS:否 制造商:Silicon Labs 類(lèi)型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。