- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄26509 > CS42L52-DNZR (CIRRUS LOGIC INC) PDF資料下載
參數(shù)資料
| 型號： | CS42L52-DNZR |
| 廠商： | CIRRUS LOGIC INC |
| 元件分類： | 消費(fèi)家電 |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, QCC40 |
| 封裝： | 6 X 6 MM, LEAD FREE, MO-220, QFN-40 |
| 文件頁數(shù)： | 39/59頁 |
| 文件大?。?/td> | 1800K |
| 代理商： | CS42L52-DNZR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
44
DS680F1
CS42L52
5/13/08
6.4
Power Control 3 (Address 04h)
6.4.1
Headphone Power Control
Configures how the SPKR/HP pin, 31, controls the power for the headphone amplifier.
6.4.2
Speaker Power Control
Configures how the SPKR/HP pin, 31, controls the power for the speaker amplifier.
6.5
Clocking Control (Address 05h)
6.5.1
Auto-Detect
Configures the auto-detect circuitry for detecting the speed mode of the CODEC when operating as a
slave.
Notes:
1.
The SPEED[1:0] bits are ignored and speed is determined by the MCLK/LRCK ratio.
2.
When AUTO is disabled and the CODEC operates in master mode, the MCLKDIV2 bit is ignored.
3.
Certain sample and MCLK frequencies require setting the SPEED[1:0] bits, the 32k_GROUP bit
(“32kHz Sample Rate Group” on page 45) and/or the VIDEOCLK bit (“27 MHz Video Clock” on
page 45) and RATIO[1:0] bits (“Internal MCLK/LRCK Ratio” on page 45). Low sample rates may also
affect dynamic range performance in the typical audio band. Refer to the referenced application for
more information.
76
543
21
0
PDN_HPB1
PDN_HPB0
PDN_HPA1
PDN_HPA0
PDN_SPKB1
PDN_SPKB0
PDN_SPKA1
PDN_SPKA0
PDN_HPx[1:0]
Headphone Status
00
Headphone channel is ON when the SPKR/HP pin, 31, is LO.
Headphone channel is OFF when the SPKR/HP pin, 31, is HI.
01
Headphone channel is ON when the SPKR/HP pin, 31, is HI.
Headphone channel is OFF when the SPKR/HP pin, 31, is LO.
10
Headphone channel is always ON.
11
Headphone channel is always OFF.
PDN_SPKx[1:0]
Speaker Status
00
Speaker channel is ON when the SPKR/HP pin, 31, is LO.
Speaker channel is OFF when the SPKR/HP pin, 31, is HI.
01
Speaker channel is ON when the SPKR/HP pin, 31, is HI.
Speaker channel is OFF when the SPKR/HP pin, 31, is LO.
10
Speaker channel is always ON.
11
Speaker channel is always OFF.
76
543
21
0
AUTO
SPEED1
SPEED0
32k_GROUP
VIDEOCLK
RATIO1
RATIO0
MCLKDIV2
AUTO
Auto-detection of Speed Mode
0
Disabled
1
Enabled
Application:
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS42L73-CWZR | |
| CS4354-CSZ | |
| CS47028C-DQZ | |
| CS47048C-CQZ | |
| CS47024C-CQZ | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS42L55 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Ultra Low Power, Stereo CODEC w/Class H Headphone Amp |
| CS42L55-CNZ | 功能描述:接口—CODEC IC Ultra Low Power Stereo Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS42L55-CNZR | 功能描述:接口—CODEC IC Ultra Low PWR Stereo Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS42L55-DNZ | 功能描述:接口—CODEC Portble Stereo CODEC Class H HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS42L55DNZR | 制造商:Cirrus Logic 功能描述:PORTABLE STEREO CODEC AND UNIQUE CLASS H HP AMP AUTO GRADE & - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。