參數(shù)資料
型號: CS42L52-DNZR
廠商: CIRRUS LOGIC INC
元件分類: 消費家電
中文描述: SPECIALTY CONSUMER CIRCUIT, QCC40
封裝: 6 X 6 MM, LEAD FREE, MO-220, QFN-40
文件頁數(shù): 32/59頁
文件大小: 1800K
代理商: CS42L52-DNZR
38
DS680F1
CS42L52
5/13/08
4.12
Control Port Operation
The control port is used to access the registers, allowing the CODEC to be configured for the desired oper-
ational modes and formats. The operation of the control port may be completely asynchronous with respect
to the audio sample rates. However, to avoid potential interference problems, the control port pins should
remain static if no operation is required.
The control port operates using an IC interface with the CODEC acting as a slave device.
4.12.1
IC Control
SDA is a bidirectional data line. Data is clocked into and out of the part by the clock, SCL. The signal tim-
ings for a read and write cycle are shown in Figure 20 and Figure 21. A Start condition is defined as a
falling transition of SDA while the clock is high. A Stop condition is defined as a rising transition of SDA
while the clock is high. All other transitions of SDA occur while the clock is low. The first byte sent to the
CS42L52 after a Start condition consists of a 7-bit chip address field and a R/W bit (high for a read, low
for a write).
The upper 7 bits of the address field are fixed at 1001010. To communicate with the CS42L52, the chip
address field, which is the first byte sent to the CS42L52, should match 1001010. The eighth bit of the
address is the R/W bit. If the operation is a write, the next byte is the Memory Address Pointer (MAP),
which selects the register to be read or written. If the operation is a read, the contents of the register point-
ed to by the MAP will be output. Setting the auto-increment bit in MAP allows successive reads or writes
of consecutive registers. Each byte is separated by an acknowledge bit. The ACK bit is output from the
CS42L52 after each input byte is read and is input to the CS42L52 from the microcontroller after each
transmitted byte.
Since the read operation cannot set the MAP, an aborted write operation is used as a preamble. As shown
in Figure 21, the write operation is aborted after the acknowledge for the MAP byte by sending a stop con-
dition. The following pseudocode illustrates an aborted write operation followed by a read operation.
4
5
6
7
24 25
SCL
CHIP ADDRESS (WRITE)
MAP BYTE
DATA
DATA +1
START
ACK
STOP
ACK
1
0
1
0
1
0
SDA
INCR
6
5
4
3
2
1
0
7
6
1
0
7
6
1
0
7
6
1
0
1
2
3
8
9
12
16 17 18
19
10 11
13 14 15
27 28
26
DATA +n
Figure 20. Control Port Timing, IC Write
SCL
CHIP ADDRESS (WRITE)
MAP BYTE
DATA
DATA +1
START
ACK
STOP
ACK
1
0
1
0 1 0 0
SDA
1
0
1
0
1 0 1
CHIP ADDRESS (READ)
START
INCR
6
5
4
3
2
1
0
7
0
7
0
7
0
NO
16
8
9
12 13 14 15
4
5
6
7
0
1
20 21 22 23 24
26 27 28
2
3
10 11
17 18
19
25
ACK
DATA + n
STOP
Figure 21. Control Port Timing, IC Read
相關PDF資料
PDF描述
CS42L73-CWZR
CS4354-CSZ
CS47028C-DQZ
CS47048C-CQZ
CS47024C-CQZ
相關代理商/技術參數(shù)
參數(shù)描述
CS42L55 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Ultra Low Power, Stereo CODEC w/Class H Headphone Amp
CS42L55-CNZ 功能描述:接口—CODEC IC Ultra Low Power Stereo Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS42L55-CNZR 功能描述:接口—CODEC IC Ultra Low PWR Stereo Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS42L55-DNZ 功能描述:接口—CODEC Portble Stereo CODEC Class H HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS42L55DNZR 制造商:Cirrus Logic 功能描述:PORTABLE STEREO CODEC AND UNIQUE CLASS H HP AMP AUTO GRADE & - Tape and Reel