- 您現在的位置：買賣IC網 > PDF目錄382908 > CPPM00WP100 Network Processor Programming Models: The Key to Achieving Faster Time-To-Market and Extending Product Life PDF資料下載
參數資料
| 型號： | CPPM00WP100 |
| 元件分類： | 網絡處理器 |
| 英文描述： | Network Processor Programming Models: The Key to Achieving Faster Time-To-Market and Extending Product Life |
| 中文描述： | 網絡處理器編程模型：關鍵實現更快地向市場和延長產品壽命 |
| 文件頁數： | 2/8頁 |
| 文件大?。?/td> | 363K |
| 代理商： | CPPM00WP100 |
2
But not all network processor architectures can support the
platform model. The communications platform requires more
than a reasonable “merchant silicon” point-product alternative
to ASIC design. With so much of the platform value riding on
the programmability of the devices, the network processor
programming model is a key metric by which these solutions
must be evaluated.
7KH1DWXUHRI&RPPXQLFDWLRQV3URFHVVLQJ7DVNV
To evaluate network processor programming models, the
nature of the tasks to be programmed must be understood.
There are two broad categories of communications tasks (see
Figure 2):
)RUZDUGLQJ3ODQHWDVNV
— Consisting of operations on
forwarding path communications data that occur in
real-time. These constitute the core device operations, and
hence are performance critical. In a switch or router, these
are the functions that receive, process, and transmit
packets into and out of the device.
&RQWURO3ODQHWDVNV
— Consisting of less time-critical control
and management functions that determine general device
operation. In a switch or router, these functions control
routing table maintenance, port states, and higher-level
management.
In traditional designs, the forwarding plane functions are
divided between fixed-function hardware (usually custom
ASICs) and software running on a general-purpose CPU. Control
plane functions are implemented in software either on the
same CPU or another, dedicated “host” CPU.
)LJXUH
Communications Processing Tasks
Policy Applications
Network Management
Signaling
Topology Management
Queuing / Scheduling
Data Transformation
Classification
Data Parsing
Media Access Control
Physical layer
Forwarding
Plane
Control
Plane
Network processors are specifically designed to bring program-
mability to the forwarding plane functions (layer 2 and higher of
the ISO model) required by the LAN and WAN devices that
make up today’s networks. These forwarding functions include:
0HGLDDFFHVVFRQWURO
— Implementation of low-layer
protocols, such as Ethernet, SONET framing, ATM cell
processing, and so on. These protocols define how the data
is represented on the communications channel, and the
rules governing how that channel is accessed. Paradoxically,
this is the area of the greatest standardization among
network devices (due to standards-based protocol
definitions), and also the area of greatest diversity (due to
the wide and ever growing variety of protocols). These
include: Ethernet (with three different flavors at 10Mbps,
100Mbps and 1000Mbps), SONET supporting both data
packets and ATM cells at a wide range of standard rates
(OC-3, OC-12 OC-48, and so on), legacy T/E-carrier
interfaces from the existing public voice infrastructure, and
a variety of emerging optical interfaces all must coexist and
interact.
'DWDSDUVLQJ
— Parsing cell or packet headers containing
addresses, protocol information, and so on. In the past,
parsing functions were fixed based on the type of device
being constructed (for example, LAN bridges, by definition,
only needed to look at the layer 2 Ethernet header). Today,
switching devices need the flexibility to gain access to and
examine a wide variety of information at all layers of the ISO
model — in real time and on a conditional packet-by-packet
basis.
&ODVVLILFDWLRQ
— Identifying a packet or cell against a set of
criteria defined at layers 2, 3, 4, or higher of the ISO model.
Once data is parsed, it must be classified in order to
determine the required action. Actions might include such
basic functions as a filtering/forwarding decision, as well as
advanced QoS and accounting functions based on a specific
end-to-end traffic flow. This is an area of rapidly changing
requirements.
'DWDWUDQVIRUPDWLRQ
— Modification or translation of data
within or between protocols. The variety of low-layer
transport protocols is matched only by the diversity of
protocol combinations and services. Transformation
requirements can range from address translation within a
given protocol (such as IP) to full protocol encapsulation or
conversion (such as between IP and ATM).
7UDIILFPDQDJHPHQW
— Including the queuing, policing, and
scheduling of data traffic through the device according to
defined QoS parameters, based on the results of
classification and established policies. These functions are
key to supporting convergence of voice, video, and data in
next-generation networks.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| CPS1027-J | Telecommunication IC |
| CPS1027-S | Telecommunication IC |
| CPS1087 | Analog IC |
| CPU16RM | M68HC16 Family CPU16 Reference Manual |
| CQ202-4M | 4.0 AMP TRIAC 600 THRU 800 VOLTS |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CP-PM74/59-1S | 功能描述:COIL FORMER 制造商:ferroxcube 系列:- 零件狀態(tài):在售 標準包裝:30 |
| CPP-P13-3S | 制造商:FERROXCUBE 制造商全稱:Ferroxcube International Holding B.V. 功能描述:CPP-P22/13-3S |
| CPP-P13-3S-A | 制造商:FERROXCUBE 制造商全稱:Ferroxcube International Holding B.V. 功能描述:CPP-P22/13-3S-A |
| CPP-P16-1S | 制造商:FERROXCUBE 制造商全稱:Ferroxcube International Holding B.V. 功能描述:CPP-P26/16-1S |
| CPP-P16-1S-A | 制造商:FERROXCUBE 制造商全稱:Ferroxcube International Holding B.V. 功能描述:CPP-P26/16-1S-A |
發(fā)布緊急采購，3分鐘左右您將得到回復。