參數(shù)資料
型號: CLC5902
廠商: National Semiconductor Corporation
英文描述: Dual Digital Tuner/AGC
中文描述: 雙數(shù)字調(diào)諧器/自動增益控制
文件頁數(shù): 3/28頁
文件大?。?/td> 783K
代理商: CLC5902
1999 National Semiconductor Corporation
3
Rev. 3.05 May 27, 1999
DC Characteristics
AC Characteristics
CLC5902 Electrical Characteristics
(V
CC
=+3.3V, 52MHz, CIC Decimation=48, F2 Decimation=2, T
min
=-40°C, T
max
=+85°C; unless specified)
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
Notes
Voltage input low
V
IL
V
IH
I
IN
V
OL
V
OH
C
IN
-0.5
0.8
V
1
Voltage input high
2.0
V
CC
+0.5
10
V
1
Input current
uA
1
Voltage output low (I
OL
= 4mA/12mA, see pin description)
Voltage output high (I
OH
= -4mA/-12mA, see pin description)
Input capacitance
0.4
V
1
2.4
V
1
4.0
pF
3
PARAMETER (C
L
=50pF)
SYMBOL
MIN
TYP
MAX
UNITS
Notes
Clock (
CK
) Frequency (Figure 7)
F
CK
52
MHz
1
Spurious Free Dynamic Range
SFDR
-100
dBFS
Signal to Noise Ratio
SNR
-127
dBFS
Tuning Resolution
0.02
Hz
Phase Resolution
0.005
°
MR
Active Time (Figure 5)
t
MRA
4
CK
periods
1
MR
Inactive to first Control Port Access (Figure 5)
t
MRIC
10
CK
periods
1
MR
Setup Time to
CK
(Figure 5)
t
MRSU
9
ns
1
MR
Hold Time to
CK
(Figure 5)
t
MRH
2
ns
1
MR
Inactive to
A|BSTROBE
Release (Figure 5)
t
MRSR
17
ns
SI
Setup Time to
CK
(Figure 6)
t
SISU
9
ns
1
SI
Hold Time from
CK
(Figure 6)
t
SIH
2
ns
1
SI
Pulse Width (Figure 6)
t
SIW
4
CK
periods
1
SI
Inactive to
A|BSTROBE
Release (Figure 6)
t
SISR
17
ns
CK
duty cycle (Figure 7)
t
CKDC
40
60
%
1
CK
rise and fall times (V
IL
to V
IH
) (Figure 7)
t
RF
3
ns
1
Input setup before
CK
goes high (
A|BIN
) (Figure 7)
t
SU
7
ns
1
Input hold time after
CK
goes high (Figure 7)
t
HD
3
ns
1
A|BSTROBE
Pulse Width (Figure 8)
t
STBPW
1
CK
period
2
A|BGAIN
Valid Setup before
A|BSTROBE
(Figure 8)
t
GSU
1
CK
period
2
AGC_EN
Active Width (Figure 8)
t
ENW
2
CK
periods
1
SCK
to
SFS
Valid (Table Note A) (Figure 9)
t
SFSV
0
7
ns
1
SCK
to
A|BOUT
Valid (Table Note B) (Figure 9)
t
OV
0
7
ns
1
RDY
Pulse Width (Figure 9)
t
RDYW
4
CK
periods
1
POUT_EN
Active to
POUT[15..0]
Valid (Figure 10)
t
OENV
15
ns
1
POUT_EN
Inactive to
POUT[15..0]
Tri-State (Figure 10)
t
OENT
15
ns
1
PSEL[2..0]
to
POUT[15..0]
Valid (Figure 11)
t
SELV
20
ns
1
RDY
to
POUT[15..0]
New Value Valid (Table Note C) (Figure 12)
t
RDYV
10
ns
1
Propagation Delay
TCK
to
TDO
(Figure 13)
t
PLH
30
ns
1
Propagation Delay
TCK
to Data Out (Figure 13)
t
PHL
35
ns
1
Disable Time
TCK
to
TDO
(Figure 13)
t
PLZ
35
ns
1
Disable Time
TCK
to Data Out (Figure 13)
t
PHZ
35
ns
1
Enable Time
TCK
to
TDO
(Figure 13)
t
PZL
0
35
ns
1
相關(guān)PDF資料
PDF描述
CLC5902VLA Dual Digital Tuner/AGC
CLC5903 Dual Digital Tuner / AGC
CLC5903SM Dual Digital Tuner / AGC
CLC5903VLA Dual Digital Tuner / AGC
CLC5955 11-bit, 55MSPS Broadband Monolithic A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CLC5902VLA 功能描述:IC TUNER DIGITAL DUAL 128-PQFP RoHS:否 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:- 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP(10x10) 包裝:Digi-Reel® 其它名稱:497-11050-6
CLC5903 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dual Digital Tuner / AGC
CLC5903CISM/NOPB 功能描述:上下轉(zhuǎn)換器 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128
CLC5903SM 功能描述:上下轉(zhuǎn)換器 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128
CLC5903SM/NOPB 功能描述:上下轉(zhuǎn)換器 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Down Converters 射頻:52 MHz to 78 MHz 中頻:300 MHz LO頻率: 功率增益: P1dB: 工作電源電壓:1.8 V, 3.3 V 工作電源電流:120 mA 最大功率耗散:1 W 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-128