參數資料
型號: CLC408AJE-TR13
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 運動控制電子
英文描述: Comlinear CLC408 High-Speed, Low-Power Line Driver
中文描述: OP-AMP, 11000 uV OFFSET-MAX, PDSO8
封裝: 0.150 INCH, PLASTIC, SOIC-8
文件頁數: 7/12頁
文件大?。?/td> 199K
代理商: CLC408AJE-TR13
7
http://www.national.com
I
Capacitance across R
f
I
Do not place a capacitor across
R
f
I
Use a resistor with low parasitic
capacitance for R
f
I
A capacitive load
I
Use a series resistor between the output
and a capacitive load (see the
Settling
Time vs. C
L
plot)
I
Long traces and/or lead lengths between R
f
and the CLC408
I
Keep these traces as short as possible
For non-inverting and transimpedance gain configurations:
I
Extra capacitance between the inverting
pin and ground (C
g
)
I
See the
Printed Circuit Board Layout
sub-section below for suggestions on
reducing C
g
I
Increase R
f
if peaking is still observed
after reducing C
g
For inverting gain configurations:
I
Inadequate ground plane at the non-inverting
pin and/or long traces between non-inverting
pin and ground
I
Place a 50 to 200
resistor between the
non-inverting pin and ground (see R
t
in
Figure 2)
Capacitive Loads
Capacitive loads, such as found in A/D converters,
require a series resistor (R
s
) in the output to improve
settling performance. The
Settling Time vs. Capacitive
Load
plot in the
Typical Performance Characteristics
section provides the information for selecting this resistor.
Using a resistor in series with a reactive load will also
reduce the load’s effect on amplifier loop dynamics.
For instance, driving coaxial cables without an output
series resistor may cause peaking or oscillation.
Transmission Line Matching
One method for matching the characteristic impedance
of a transmission line is to place the appropriate
resistor at the input or output of the amplifier. Figure 6
shows the typical circuit configurations for matching
transmission lines.
Figure 6: Transmission Line Matching
In non-inverting gain applications, R
g
is connected
directly to ground. The resistors R
1
, R
2
, R
6
, and R
7
are
equal to the characteristic impedance, Z
o
, of the trans-
mission line or cable. Use R
3
to isolate the amplifier
from reactive loading caused by the transmission line,
or by parasitics.
In inverting gain applications, R
3
is connected directly to
ground. The resistors R
4
, R
6
, and R
7
are equal to Z
o
.
The parallel combination of R
5
and R
g
is also equal to Z
o
.
The input and output matching resistors attenuate the
signal by a factor of 2, therefore additional gain is needed.
Use C
6
to match the output transmission line over a greater
frequency range. It compensates for the increase of
the op amps output impedance with frequency.
Thermal Design
To calculate the power dissipation for the CLC408,
follow these steps:
1) Calculate the no-load op amp power:
P
amp
= I
CC
(V
CC
– V
EE
)
2) Calculate the output stage’s RMS power:
P
o
= (V
CC
– V
load
)
I
load
, where V
load
and I
load
are the RMS voltage and current across the
external load
3) Calculate the total op amp RMS power:
P
t
= P
amp
+ P
o
To calculate the maximum allowable ambient tempera-
ture, solve the following equation: T
amb
= 175 – P
t
θ
JA
, where
θ
JA
is the thermal resistance from junction
to ambient in °C/W, and T
amb
is in °C. The
Package
Thermal Resistance
section contains the thermal
resistance for various packages.
Dynamic Range (input /output protection)
ESD diodes are present on all connected pins for pro-
tection from static voltage damage. For a signal that
may exceed the supply voltages, we recommend using
diode clamps at the amplifier’s input to limit the signals
to less than the supply voltages.
The CLC408’s output current can exceed the maximum
safe output current. To limit the output current to <
96mA:
I
Limit the output voltage swing with diode
clamps at the input
I
Make sure that R
V
o(max)
is the output voltage swing limit, and I
o(max)
is
the maximum safe output current.
Dynamic Range (input /output levels)
The
Electrical Characteristics
section specifies the
Common-Mode Input Range and Output Voltage
Range; these voltage ranges scale with the supplies.
Output Current is also specified in the
Electrical
Characteristics
section.
+
-
R
3
Z
0
R
6
V
o
Z
0
R
1
R
2
+
R
g
Z
0
R
4
R
5
V
1
V
2
+
R
f
C
6
R
7
CLC408
V
I
L
o(max)
o(max)
相關PDF資料
PDF描述
CLC408AJP Comlinear CLC408 High-Speed, Low-Power Line Driver
CLC408ALC Comlinear CLC408 High-Speed, Low-Power Line Driver
CLC409AJP JT 16C 16#16 SKT WALL RECP
CLC409AJE Very Wideband, Low Distortion Monolithic Op Amp
CLC409 Very Wideband, Low Distortion Monolithic Op Amp
相關代理商/技術參數
參數描述
CLC408AJP 制造商:Texas Instruments 功能描述:
CLC408ALC 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Comlinear CLC408 High-Speed, Low-Power Line Driver
CLC409 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Very Wideband, Low Distortion Monolithic Op Amp
CLC409 WAF 制造商:Texas Instruments 功能描述:
CLC409AE-QML 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Current-Feedback Operational Amplifier