- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384215 > CLC-CAPT-PCASM PDF資料下載
參數(shù)資料
| 型號(hào)： | CLC-CAPT-PCASM |
| 文件頁數(shù)： | 8/15頁 |
| 文件大?。?/td> | 763K |
| 代理商： | CLC-CAPT-PCASM |
http://www.national.com
8
must be exercised to ensure that con
fi
guration con
fl
icts
do not occur between the Data Capture board and the
DRCS board. Such con
fl
icts usually lead to unpredictable
data formats. The default DRCS settings,
Mux_Mode”,
are compatible with the Data Capture
Board
’
s 24-bit serial and 16-bit parallel formats.
“I/Q_Packed,
The
“
CLK
”
SMA connector provides a buffered output of
the DRCS Serial Clock (SCLK) divided by 2. The
CLC5902
“RATE”
register can be used to further divide
this clock. This clock output is intended for phase locking
a signal source to the DRCS XTAL oscillator. Because of
the FPGA speed limitations, DRCS Serial Clock
“
RATE
”
settings <2 are not recommended. The default DRCS
settings and XTAL oscillator yield a 13MHz output from
this SMA jack.
Serial data from the CLC5902 (DDC/AGC) can be
con
fi
gured for
“I/Q_Packed, Mux_Mode”
of evaluations (refer to the CLC5902 data sheet or the
DRCS Evaluation Board User Manual). For proper
operation, a decimation of at least 192 in the DDC is
required to complete the transfer of the whole 96-bit word
(24-bits each of CHA I & Q phase and CHB I & Q phase).
The Data Capture board de-serializes the DRCS data
stream, registers the selected channel and phase, stores
the data in SRAM, then reads and formats the SRAM
data to a 24-bit word for transmission to the PC via its
serial communications port.
in the majority
Parallel and Debug port data can be written directly to the
18-bit by 32K FIFO or to the 24-bit by 32K SRAM.
Because the FIFO has its own address counter, it is
capable of contiguous block capture up to 75MSPS and
is the recommended means of data capture for Fourier
Analysis of high speed data. The SRAM address and
write is controlled by the FPGA, which requires about 6
clock strobes per write cycle resulting in data decimation.
The SRAM is useful for displaying time records of data or
collecting contiguous blocks of slower data that have
been decimated by the CLC5902 DDC. The SRAM is
the memory element used for the board
’
s hardwired
histogram data generation.
Capture Board Hardware Con
fi
guration Options for
DRCS data capture
Place the
WCLK
(FIFO write clock) jumper in the
120”
position, the
VCCD
should be in the
and the eight
SW1
switches in their
“PIN
“+5”
position.
position
“OFF”
Using the DATA CAPTURE Control Panel
The Data Capture Program,
copied into a directory on the user
’
s PC. The setup/install
program on the CDROM automatically places this
“capture.exe”
, must be
program in a default directory (c:\nsc\). The program
generates a user *.ini
fi
le within this same directory.
The
fi
le is used to store the user options and is updated
each time the user changes the options and runs the
program. When the Data Capture Program is started, a
graphical user interface (GUI) Control Panel is placed on
the PC desktop.
The
panel to the desired position on the desktop. The Data
Capture control panel should not be placed on top of the
Windows task bar, otherwise the software may behave
erratically. A left click on the
informational text
fi
le. The program con
fi
guration
variables must be setup prior to running the program
using the
“Start”
button. Clicking the
button
within the control panel brings up the user
con
fi
guration options menu. The left mouse button is
again used to select the desired menu option.
left mouse button
can be used to drag the control
button will open an
right mouse
The following discusses the function of the various menu
options:
The
The
version of the Data Capture Program as well as the
fi
rmware revision of the FPGA on the Data Capture
Board. Clicking the left mouse button on the
button in the About window replaces it with the System
Information window that displays some details about your
PC. Clicking the left mouse button on the
the System Information window closes it and returns you
to the About window. Clicking the left mouse button on
the
“Visit our web page”
Semiconductor
’
s web page using your internet browser.
Clicking the left mouse button on the
“About”
window will close it.
“Exit”
“About”
button terminates the Data Capture Program.
button opens a window that displays the
“SysInfo”
“OK”
button in
text will open National
“OK”
button in the
The
enable and disable these functions. A check mark to the
left of each selection indicates when it is enabled.
“Auto Hide”
and
“Always on Top”
selections
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CLC109A8B | Analog Buffer/Voltage Follower |
| CLC109AIB | Analog Buffer/Voltage Follower |
| CLC110A8B | Analog Buffer/Voltage Follower |
| CLC111AIB | Analog Buffer/Voltage Follower |
| CLC114AIB | Analog Buffer/Voltage Follower |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CLCCF1 | 制造商:Dailys Limited 功能描述:LAB COAT M WHITE |
| CL-CD1190 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral IC |
| CL-CD1190-10PC-C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Printer Controller |
| CL-CD1283-10QC-D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral (Multifunction) Controller |
| CL-CD1283-10QC-E | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Peripheral (Multifunction) Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。