- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384185 > CDC930DL CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | CDC930DL |
| 英文描述： | CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC |
| 中文描述： | CPU系統(tǒng)時鐘發(fā)生器| SSOP封裝| 56PIN |塑料 |
| 文件頁數(shù)： | 6/17頁 |
| 文件大?。?/td> | 240K |
| 代理商： | CDC930DL |
CDC930
133-MHz DIFFERENTIAL CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS
WITH 3-STATE OUTPUTS
SCAS641 – JULY 2000
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
recommended operating conditions (see Note 2)
MIN
NOM
MAX
UNIT
Supply voltage, VDD
3.135
3.465
V
High-level input voltage, VIH
2
VDD +
0.3 V
V
Low-level input voltage, VIL
GND –
0.3 V
0.8
V
Input voltage, VI
0
VDD
–20
V
HCLK/HCLK
High level output current IOH
High-level output current, IOH
3VMREF/3VMREF
–15
mA
48MHz, REFx
–16
PCIx, 3V66x
–15
HCLK/HCLK
5
μ
A
Low level output current IOL
Low-level output current, IOL
3VMREF/3VMREF
10
48MHz, REFx
10
mA
PCIx, 3V66x
10
Reference frequency, f(XIN)
Crystal frequency, f(XTAL)§
Operating free-air temperature, TA
All nominal values are measured at their respective nominal VDD values.
Reference frequency is a test clock driven on the XIN input during the device test mode and normal mode. In test mode, XIN can be driven
externally up to f(XIN) = 16 MHz. If XIN is driven externally, XOUT is floating.
§This is a series fundamental crystal with fO = 14.31818 MHz.
NOTES:
4. Unused inputs must be held high or low to prevent them from floating.
5. VIH, VIL: All input levels referenced to VDD = 3.30 V.
Test mode
14
MHz
Normal mode
13.8
14.318
14.8
MHz
°
C
0
85
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDD1933 | TRANSISTOR | BJT | DARLINGTON | NPN | 80V V(BR)CEO | 4A I(C) | SOT-32 |
| CDD2061D | TRANSISTOR | BJT | NPN | 60V V(BR)CEO | 3A I(C) | TO-220AB |
| CDD2061E | TRANSISTOR | BJT | NPN | 60V V(BR)CEO | 3A I(C) | TO-220AB |
| CDD2061F | TRANSISTOR | BJT | NPN | 60V V(BR)CEO | 3A I(C) | TO-220AB |
| CDD2061G | TRANSISTOR | BJT | NPN | 60V V(BR)CEO | 3A I(C) | TO-220AB |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDC930DLG4 | 功能描述:鎖相環(huán) - PLL 133-MHz Clock Synth/ Drvr RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CDC930DLR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CDC950 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:133-MHz DIFFERENTIAL CLOCK SYNTHESIZER/DRIVER FOR PC MOTHERBOARDS/SERVERS |
| CDC950DGG | 功能描述:時鐘合成器/抖動清除器 133MHz Clk Synth RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| CDC950DGGG4 | 功能描述:時鐘合成器/抖動清除器 133MHz Clk Synth RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。