- 您現(xiàn)在的位置：買賣IC網 > PDF目錄379830 > CDC2510APWRG4 (Texas Instruments, Inc.) 3.3-V PHASE-LOCK LOOP CLOCK DRIVER PDF資料下載
參數(shù)資料
| 型號： | CDC2510APWRG4 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 3.3-V PHASE-LOCK LOOP CLOCK DRIVER |
| 中文描述： | 3.3 - V相位鎖相環(huán)時鐘驅動器 |
| 文件頁數(shù)： | 5/13頁 |
| 文件大?。?/td> | 311K |
| 代理商： | CDC2510APWRG4 |
SCAS604C APRIL 1998 REVISED DECEMBER 2004
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
AVCC, VCC
MIN
TYP
MAX
UNIT
VIK
II = 18 mA
IOH = 100
μ
A
IOH = 12 mA
IOH = 6 mA
IOL = 100
μ
A
IOL = 12 mA
IOL = 6 mA
VI = VCC or GND
VI = VCC or GND,
One input at VCC 0.6 V,
VI = VCC or GND
VO = VCC or GND
3 V
1.2
V
MIN to MAX
VCC0.2
VOH
3 V
2.1
V
3 V
2.4
MIN to MAX
0.2
VOL
3 V
0.8
V
3 V
0.55
±
5
10
II
ICC§
ICC
Ci
Co
3.6 V
μ
A
μ
A
μ
A
pF
IO = 0, Outputs: low or high
Other inputs at VCC or GND
3.6 V
3.3 V to 3.6 V
500
3.3 V
4
3.3 V
6
pF
For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
§For ICC of AVCC, see Figure 5.
timing requirements over recommended ranges of supply voltage and operating free-air
temperature
MIN
MAX
UNIT
fclk
Clock frequency
80
100
MHz
Input clock duty cycle
Stabilization time
40%
60%
1
ms
Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a
fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew,
and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under
SSC application.
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature, C
L
= 30 pF (see Note 6 and Figures 1 and 2)
PARAMETER
FROM
(INPUT)/CONDITION
TO
(OUTPUT)
VCC, AVCC = 3.3 V
±
0.165 V
VCC, AVCC = 3.3 V
±
0.3 V
UNIT
MIN
TYP
MAX
MIN
TYP
MAX
tphase error, reference
(see Note 7, Figure 3)
80 MHz < CLKIN
↑
≤
100 MHz
FBIN
↑
700
300
ps
tphase error jitter
(see Note 8)
tsk(o)§
Jitter(pk-pk)
(see Figure 4)
CLKIN
↑
= 100 MHz
FBIN
↑
750
350
540
ps
Any Y or FBOUT
Any Y or FBOUT
200
ps
Clkin = 100 MHz
Any Y or FBOUT
150
150
ps
Duty cycle reference
(see Figure 4)
F(clkin > 80 MHz)
Any Y or FBOUT
45%
55%
tr
tf
Any Y or FBOUT
1.3
1.9
0.8
2.1
ns
Any Y or FBOUT
1.7
2.5
1.2
2.7
ns
These parameters are not production tested.
§The tsk(o) specification is only valid for equal loading of all outputs.
NOTES:
6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.
7. This is considered as static phase error.
8. Phase error does not include jitter. The total phase error is 900 ps to 200 ps for the 5% VCC range.
相關PDF資料 |
PDF描述 |
|---|---|
| CDC2510BPW | 3.3-V PHASE-LOCK LOOP CLOCK DRIVER |
| CDC2510PW | 3.3-V PHASE-LOCK LOOP CLOCK DRIVER |
| CDC2516DGG | 3.3-V PHASE-LOCK LOOP CLOCK DRIVER |
| CDC2587 | Octal Divided -by-2 Circuit/Clock Driver(3.3V鎖相環(huán)時鐘驅動器(三態(tài)輸出)) |
| CDC303 | "1-To-8 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CDC2510B | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3.3-V PHASE-LOCK LOOP CLOCK DRIVER |
| CDC2510BPW | 制造商:TI 制造商全稱:Texas Instruments 功能描述:3.3-V PHASE-LOCK LOOP CLOCK DRIVER |
| CDC2510BPWLE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ten Distributed-Output Clock Driver |
| CDC2510BPWR | 功能描述:時鐘驅動器及分配 3.3VPhase Lock Loop ClockDrvr RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| CDC2510BPWRG4 | 功能描述:時鐘驅動器及分配 3.3V Ph-Lock Loop Clock Driver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。