- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16461 > CDB4955A (Cirrus Logic Inc)EVALUATION BOARD FOR CS4955A PDF資料下載
參數(shù)資料
| 型號(hào)： | CDB4955A |
| 廠商： | Cirrus Logic Inc |
| 文件頁(yè)數(shù)： | 4/60頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | EVALUATION BOARD FOR CS4955A |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 視頻，視頻處理 |
| 嵌入式： | 是，其它 |
| 已用 IC / 零件： | CS4955 |
| 主要屬性： | NTSC/PAL 數(shù)字視頻編碼器 |
| 次要屬性： | 圖形用戶界面，RS-232 接口 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | CS4954-CQZR-ND - IC VID ENCODER NTSC/PAL 48-TQFP 598-1682-ND - IC VIDEO ENCODER NTSC/PAL 48TQFP |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)
CS4954 CS4955
12
DS278F6
The CS4954/5 is designed to function as a video
timing master or video timing slave. In both Master
and Slave Modes, all timing is sampled and assert-
ed with the rising edge of the CLK pin.
In most cases, the CS4954/5 will serve as the video
timing master. HSYNC, VSYNC, and FIELD(1)
are configured as outputs in Master Mode. HSYNC
or FIELD can also be defined as a composite blank-
ing output signal in Master Mode. In Master Mode,
the timing of HSYNC, VSYNC, FIELD and Com-
posite Blank (CB) signals is programmable. Exact
horizontal and vertical display timing is addressed
in the Operational Description section.
In Slave Mode, HSYNC and VSYNC are typically
configured as input pins and are used to initialize
independent vertical and horizontal timing genera-
tors upon their respective falling edges. HSYNC
and VSYNC timing must conform to the ITU-
R BT.601 specifications.
The CS4954/5 also provides a ITU R.BT656 Slave
Mode in which the video input stream contains
EAV and SAV codes. In this case, proper HSYNC
and VSYNC timing is extracted automatically
without any inputs other than the V [7:0]. ITU
R.BT656 input data that is sampled with the lead-
ing edge of CLK.
In addition, it is also possible to output HSYNC
and VSYNC signals when in ITU R.BT656 Slave
Mode.
4.2
Video Input Formatter
The Video Input Formatter translates YCbCr input
data into YUV information, when necessary, and
splits the luma and chroma information for filter-
ing, scaling, and modulation.
4.3
Color Subcarrier Synthesizer
The subcarrier synthesizer is a digital frequency
synthesizer that produces the appropriate subcarri-
er frequency for NTSC or PAL. The CS4954/5
generates the color burst frequency based on the
CLK input (27 MHz). Color burst accuracy and
stability are limited by the accuracy of the 27 MHz
input. If the frequency varies, then the color burst
frequency will also vary accordingly.
For environments in which the CLK input varies or
jitters unacceptably, a local crystal frequency refer-
ence can be used on the XTAL_IN and
XTAL_OUT pins. In this instance, the input CLK is
continuously compared with the external crystal ref-
erence input and the internal timing of the CS4954/5
is automatically adjusted so that the color burst fre-
quency remains within tolerance.
Controls are provided for phase adjustment of the
burst to permit color adjustment and phase com-
pensation. Chroma hue control is provided by the
CS4954/5 via a 10-bit Hue Control Register
(HUE_LSB and H_MSB). Burst amplitude control
is also made available to the host via the 8-bit burst
amplitude register (SC_AMP).
4.4
Chroma Path
The Video Input Formatter delivers 4:2:2 YUV
outputs to separate chroma and luma data paths.
The chroma output of the Video Input Formatter is
directed to a chroma low-pass 19-tap FIR filter.
The filter bandwidth is selected (or the filter can be
bypassed) via the CONTROL_1 Register. The
passband of the filter is either 650 kHz or 1.3 MHz
and the passband ripple is less than or equal to
0.05 dB. The stopband for the 1.3 MHz selection
begins at 3 MHz with an attenuation of greater than
35 dB. The stopband for the 650 kHz selection be-
gins around 1.1 MHz with an attenuation of greater
than 20 dB.
The output of the chroma low-pass filter is connect-
ed to the chroma interpolation filter in which up-
sampling from 4:2:2 to 4:4:4 is accomplished.
Following the interpolation filter, the U and V
chroma signals pass through two independent vari-
NOTE 1. The FIELD pin (pin 9) remains an output pin in SLAVE mode. However, the FIELD pin state does not
toggle in SLAVE mode and its output state should be considered random.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-241-EX | CONVERTER MOD DC/DC 12V 75W |
| EB43-S0C2040X | CONN EDGEBOARD DUAL 40POS 3A |
| M3TTK-1436R | IDC CABLE - MSD14K/MC14M/MSD14K |
| GSM10DRTI-S13 | CONN EDGECARD 20POS .156 EXTEND |
| M3DYK-1006J | IDC CABLE - MKR10K/MC10G/MPD10K |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDB-496122-EV2 | 制造商:Cirrus Logic 功能描述: |
| CDB496122-EV2 | 功能描述:音頻 IC 開(kāi)發(fā)工具 Eval Bd CobraNet Trnspt/AdNtwrk Prcsr RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB49X | 制造商:Cirrus Logic 功能描述:EVAL BD - BASE BOARD FOR AUDIO DSP - Boxed Product (Development Kits) |
| CDB-5 | 功能描述:電線導(dǎo)管 5’ Brown RoHS:否 制造商:Panduit 類型:Slotted SideWall Open finger design wiring cut 材料:Polypropylene 顏色:Light Gray 大小: 最大光束直徑: 抗拉強(qiáng)度: 外部導(dǎo)管寬度:25 mm 外部導(dǎo)管高度:25 mm |
| CDB5012 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Evaluation Board |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。