- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17102 > CDB4384 (Cirrus Logic Inc)BOARD EVAL FOR CS4384 DAC PDF資料下載
參數(shù)資料
| 型號： | CDB4384 |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 22/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR CS4384 DAC |
| 標準包裝： | 1 |
| DAC 的數(shù)量： | 8 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 192k |
| 數(shù)據(jù)接口： | 串行 |
| DAC 型： | 電壓 |
| 工作溫度： | -40°C ~ 85°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | CS4384 |
| 產品目錄頁面： | 757 (CN2011-ZH PDF) |
| 相關產品： | CS4384-CQZR-ND - IC DAC 8CH 103DB 192KHZ 48-LQFP 598-1062-ND - IC DAC 8CH 103DB 192KHZ 48LQFP |
| 其它名稱： | 598-1525 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
DS620F1
29
CS4384
Figure 25. Recommended Mute Circuitry
4.12
Recommended Power-Up Sequence
4.12.1
Hardware Mode
1.
Hold RST low until the power supplies and configuration pins are stable, and the master and left/right
clocks are locked to the appropriate frequencies, as discussed in Section 4.1. In this state, the
registers are reset to the default settings, FILT+ will remain low, and VQ will be connected to VA/2.
If RST can not be held low long enough the SDINx pins should remain static low until all other clocks
are stable, and if possible the RST should be toggled low again once the system is stable.
2.
Bring RST high. The device will remain in a low power state with FILT+ low and will initiate the
Hardware power-up sequence after approximately 512 LRCK cycles in Single-Speed Mode (1024
LRCK cycles in Double-Speed Mode, and 2048 LRCK cycles in Quad-Speed Mode).
4.12.2
Software Mode
1.
Hold RST low until the power supply is stable, and the master and left/right clocks are locked to the
appropriate frequencies, as discussed in Section 4.1. In this state, the registers are reset to the default
settings, FILT+ will remain low, and VQ will be connected to VA/2.
2.
Bring RST high. The device will remain in a low power state with FILT+ low for 512 LRCK cycles in
Single-Speed Mode (1024 LRCK cycles in Double-Speed Mode, and 2048 LRCK cycles in Quad-
Speed Mode).
3.
In order to reduce the chances of clicks and pops, perform a write to the CP_EN bit prior to the
completion of approximately 512 LRCK cycles in Single-Speed Mode (1024 LRCK cycles in Double-
Speed Mode, and 2048 LRCK cycles in Quad-Speed Mode). The desired register settings can be
loaded while keeping the PDN bit set to 1. Set the RMP_UP and RMP_DN bits to 1, then set the
format and mode control bits to the desired settings.
If more than the stated number of LRCK cycles passes before CPEN bit is written then the chip will
enter Hardware Mode and begin to operate with the M0-M4 as the mode settings. CPEN bit may be
written at anytime, even after the Hardware sequence has begun. It is advised that if the CPEN bit
can not be set in time then the SDINx pins should remain static low (this way no audio data can be
相關PDF資料 |
PDF描述 |
|---|---|
| AT-S-26-4/4/W-25-OE-R | MOD CORD SGL-ENDED 4-4 WHITE 25' |
| CDB4398 | BOARD EVAL FOR CS4398 DAC |
| AT-S-26-4/4/S-25-R | MOD CORD STANDARD 4-4 SILVER 25' |
| GBM24DCCS-S189 | CONN EDGECARD 48POS R/A .156 SLD |
| AD9744ACP-PCBZ | BOARD EVAL FOR AD9744ACP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CDB4385 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd 8-Ch DAC w/DSD RoHS:否 制造商:Texas Instruments 產品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB4390 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit, Stereo D/A Converter for Digital Audio |
| CDB4391 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit, 192 kHz Stereo DAC with Volume Control |
| CDB4391A | 功能描述:音頻 IC 開發(fā)工具 Eval Bd CS4391A RoHS:否 制造商:Texas Instruments 產品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
| CDB4392 | 功能描述:音頻 IC 開發(fā)工具 Eval Bd 114dB 192kHz DAC w/DSD RoHS:否 制造商:Texas Instruments 產品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V |
發(fā)布緊急采購，3分鐘左右您將得到回復。