- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379811 > CD4027BMS (Intersil Corporation) CMOS Dual J-K Master-Slave Flip-Flop(CMOS雙 J-K主從觸發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | CD4027BMS |
| 廠商： | Intersil Corporation |
| 英文描述： | CMOS Dual J-K Master-Slave Flip-Flop(CMOS雙 J-K主從觸發(fā)器) |
| 中文描述： | CMOS雙JK主從觸發(fā)器（的CMOS雙JK主從觸發(fā)器） |
| 文件頁(yè)數(shù)： | 8/8頁(yè) |
| 文件大?。?/td> | 72K |
| 代理商： | CD4027BMS |
787
All Intersil semiconductor products are manufactured, assembled and tested under
ISO9000
quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site
http://www.intersil.com
CD4027BMS
Chip Dimensions and Pad Layout
FIGURE 7. TYPICAL PROPAGATION DELAY TIME vs LOAD
CAPACITANCE (SET TO Q, OR RESET TO Q)
FIGURE 8. TYPICAL MAXIMUM CLOCK FREQUENCY vs
SUPPLY VOLTAGE (TOGGLE MODE)
Typical Performance Characteristics
(Continued)
AMBIENT TEMPERATURE (T
A
) = +25
o
C
LOAD CAPACITANCE (CL) (pF)
40
60
80
100
20
SUPPLY VOLTAGE (VDD) = 5V
15V
10V
P
250
0
200
150
100
50
AMBIENT TEMPERATURE (T
A
) = +25
o
C
trl tf = 5ns
CL = 50pF
C
30
25
20
15
10
5
0
5
10
15
20
SUPPLY VOLTAGE (VDD) (V)
Dimensions in parentheses are in millimeters
and are derived from the basic inch dimensions
as indicated. Grid graduations are in mils (10
-3
inch)
METALLIZATION:
Thickness: 11k
14k
, AL.
10.4k - 15.6k
, Silane
PASSIVATION:
BOND PADS:
0.004 inches X 0.004 inches MIN
DIE THICKNESS:
0.0198 inches - 0.0218 inches
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD4027 | High-Speed, Precision Gain of 0.2 Level Translation Difference Amplifier 8-MSOP -40 to 125 |
| CD4027 | High-Speed, Precision Gain of 0.2 Level Translation Difference Amplifier 8-MSOP -40 to 125 |
| CD4027BC | Dual J-K Master/Slave Flip-Flop with Set and Reset |
| CD4027BM | Low-Noise, Low-Distortion, G=2000 Instrumentation Amplifier 14-SOIC |
| CD4027 | CMOS Dual J-K Master-Slave Flip-Flop |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD4027BMT | 功能描述:觸發(fā)器 CMOS Dual J-K Master Slave RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| CD4027BMTE4 | 功能描述:觸發(fā)器 CMOS Dual J-K Master Slave RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| CD4027BMTG4 | 功能描述:觸發(fā)器 CMOS Dual J-K Master Slave RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
| CD4027BNS | 制造商:Texas Instruments 功能描述: |
| CD4027BNSR | 功能描述:觸發(fā)器 Dual Master/Slave RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。