參數(shù)資料
型號(hào)： CD4027BMS
廠商： Intersil Corporation
英文描述： CMOS Dual J-K Master-Slave Flip-Flop(CMOS雙 J-K主從觸發(fā)器)
中文描述： CMOS雙JK主從觸發(fā)器（的CMOS雙JK主從觸發(fā)器）
文件頁數(shù)： 2/8頁
文件大?。?/td> 72K
代理商： CD4027BMS
7-781
Specifications CD4027BMS
Absolute Maximum Ratings
DC Supply Voltage Range, (VDD) . . . . . . . . . . . . . . . -0.5V to +20V
(Voltage Referenced to VSS Terminals)
Input Voltage Range, All Inputs . . . . . . . . . . . . .-0.5V to VDD +0.5V
DC Input Current, Any One Input
. . . . . . . . . . . . . . . . . . . . . . . .±
10mA
Operating Temperature Range. . . . . . . . . . . . . . . . -55
o
C to +125
o
C
Package Types D, F, K, H
Storage Temperature Range (TSTG). . . . . . . . . . . -65
o
C to +150
o
C
Lead Temperature (During Soldering) . . . . . . . . . . . . . . . . . +265
o
C
At Distance 1/16
±
1/32 Inch (1.59mm
±
0.79mm) from case for
10s Maximum
Reliability Information
Thermal Resistance . . . . . . . . . . . . . . . .
Ceramic DIP and FRIT Package . . . . .
Flatpack Package . . . . . . . . . . . . . . . .
Maximum Package Power Dissipation (PD) at +125
o
C
For TA = -55
o
C to +100
o
C (Package Type D, F, K). . . . . . 500mW
For TA = +100
o
C to +125
o
C (Package Type D, F, K) . . . . .Derate
θ
ja
θ
jc
80
o
C/W
70
o
C/W
20
o
C/W
20
o
C/W
Linearity at 12mW/
o
C to 200mW
Device Dissipation per Output Transistor . . . . . . . . . . . . . . . 100mW
For TA = Full Package Temperature Range (All Package Types)
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +175
o
C
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
SYMBOL
CONDITIONS
(NOTE 1)
GROUP A
SUBGROUPS
TEMPERATURE
+25
o
C
+125
o
C
-55
o
C
+25
o
C
+125
o
C
-55
o
C
+25
o
C
+125
o
C
-55
o
C
+25
o
C, +125
o
C, -55
o
C
+25
o
C, +125
o
C, -55
o
C 14.95
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+125
o
C
-55
o
C
+25
o
C, +125
o
C, -55
o
C
LIMITS
UNITS
MIN
MAX
Supply Current
IDD
VDD = 20V, VIN = VDD or GND
1
-
2
μ
A
μ
A
μ
A
2
-
200
VDD = 18V, VIN = VDD or GND
3
-
2
Input Leakage Current
IIL
VIN = VDD or GND
VDD = 20
1
-100
-
nA
2
-1000
-
nA
VDD = 18V
3
-100
-
nA
Input Leakage Current
IIH
VIN = VDD or GND
VDD = 20
1
-
100
nA
2
-
1000
nA
VDD = 18V
3
-
100
nA
Output Voltage
VOL15
VDD = 15V, No Load
1, 2, 3
-
50
mV
Output Voltage
VOH15
VDD = 15V, No Load (Note 3)
1, 2, 3
-
V
Output Current (Sink)
IOL5
VDD = 5V, VOUT = 0.4V
1
0.53
-
mA
Output Current (Sink)
IOL10
VDD = 10V, VOUT = 0.5V
1
1.4
-
mA
Output Current (Sink)
IOL15
VDD = 15V, VOUT = 1.5V
1
3.5
-
mA
Output Current (Source)
IOH5A
VDD = 5V, VOUT = 4.6V
1
-
-0.53
mA
Output Current (Source)
IOH5B
VDD = 5V, VOUT = 2.5V
1
-
-1.8
mA
Output Current (Source)
IOH10
VDD = 10V, VOUT = 9.5V
1
-
-1.4
mA
Output Current (Source)
IOH15
VDD = 15V, VOUT = 13.5V
1
-
-3.5
mA
N Threshold Voltage
VNTH
VDD = 10V, ISS = -10
μ
A
VSS = 0V, IDD = 10
μ
A
1
-2.8
-0.7
V
P Threshold Voltage
VPTH
1
0.7
2.8
V
Functional
F
VDD = 2.8V, VIN = VDD or GND
7
VOH >
VDD/2
VOL <
VDD/2
V
VDD = 20V, VIN = VDD or GND
7
VDD = 18V, VIN = VDD or GND
8A
VDD = 3V, VIN = VDD or GND
8B
Input Voltage Low
(Note 2)
VIL
VDD = 5V, VOH > 4.5V, VOL < 0.5V
1, 2, 3
-
1.5
V
Input Voltage High
(Note 2)
VIH
VDD = 5V, VOH > 4.5V, VOL < 0.5V
1, 2, 3
+25
o
C, +125
o
C, -55
o
C
3.5
-
V
Input Voltage Low
(Note 2)
VIL
VDD = 15V, VOH > 13.5V,
VOL < 1.5V
1, 2, 3
+25
o
C, +125
o
C, -55
o
C
-
4
V
Input Voltage High
(Note 2)
VIH
VDD = 15V, VOH > 13.5V,
VOL < 1.5V
1, 2, 3
+25
o
C, +125
o
C, -55
o
C
11
-
V
NOTES: 1. All voltages referenced to device GND, 100% testing being
implemented.
2. Go/No Go test with limits applied to inputs.
3. For accuracy, voltage is measured differentially to VDD. Limit
is 0.050V max.
相關(guān)PDF資料
PDF描述
CD4027 High-Speed, Precision Gain of 0.2 Level Translation Difference Amplifier 8-MSOP -40 to 125
CD4027 High-Speed, Precision Gain of 0.2 Level Translation Difference Amplifier 8-MSOP -40 to 125
CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset
CD4027BM Low-Noise, Low-Distortion, G=2000 Instrumentation Amplifier 14-SOIC
CD4027 CMOS Dual J-K Master-Slave Flip-Flop
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD4027BMT 功能描述:觸發(fā)器 CMOS Dual J-K Master Slave RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
CD4027BMTE4 功能描述:觸發(fā)器 CMOS Dual J-K Master Slave RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
CD4027BMTG4 功能描述:觸發(fā)器 CMOS Dual J-K Master Slave RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
CD4027BNS 制造商:Texas Instruments 功能描述:
CD4027BNSR 功能描述:觸發(fā)器 Dual Master/Slave RoHS:否 制造商:Texas Instruments 電路數(shù)量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時(shí)間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*