參數(shù)資料
型號(hào): C8051F010
廠商: Cygnal Technologies
英文描述: 20 MIPS,32k Flash,256 Ram,10bit ADC,64 Pin MCU(20 MIPS,32k 閃速存儲(chǔ)器,256 Ram,10位 ADC,64 腳 MCU)
中文描述: 20 MIPS的,32K閃存,256羊,10位ADC,64引腳微控制器(20 MIPS的,32K的閃速存儲(chǔ)器,256,羊,10位ADC和64腳微控制器)
文件頁數(shù): 157/170頁
文件大?。?/td> 1294K
代理商: C8051F010
4.2001; Rev. 1.3
CYGNAL Integrated Products, Inc.
2001
Page 157
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
PRELIMINARY
20.2.
The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of
the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of
PCA0H at the same time. By reading the PCA0L Register first, this allows the PCA0H value to be held (at the time
PCA0L was read) until the user reads the PCA0H Register. Reading PCA0H or PCA0L does not disturb the counter
operation. The CPS1 and CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in
Table 20.2.
When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to
logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1
enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the
CPU vectors to the interrupt service routine, and must be cleared by software. (Note: PCA0 interrupts must be
globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit
(IE.7) and the EPCA0 bit in EIE1 to logic 1.) Clearing the CIDL bit in the PCA0MD register allows the PCA to
continue normal operation while the microcontroller core is in Idle mode.
PCA Counter/Timer
Table 20.2. PCA Timebase Input Options
CPS1
0
0
1
1
CPS0
0
1
0
1
Timebase
System clock divided by 12
System clock divided by 4
Timer 0 overflow
High-to-low transitions on ECI (max rate = system clock divided by 4)
Figure 20.7. PCA Counter/Timer Block Diagram
PCA0H
PCA0L
PCA0CN
C
R
C
F
4
C
F
C
C
F
0
C
C
F
2
C
C
F
1
C
C
C
F
3
SYSCLK/12
SYSCLK/4
Timer 0 Overflow
ECI
00
01
10
11
PCA0MD
C
I
D
L
E
C
F
C
P
S
1
C
P
S
0
Snapshot
Register
To SFR Bus
Overflow
To PCA Interrupt System
IDLE
0
1
CF
PCA0L
read or
write
To PCA Modules
相關(guān)PDF資料
PDF描述
C8051F015 25 MIPS,32k Flash,2.25k Ram,10bit ADC,64 Pin MCU(25 MIPS,32k 閃速存儲(chǔ)器,2.25k Ram,10位 ADC,64 腳 MCU)
C8051F016 25 MIPS,32k Flash,2.25k Ram,10bit ADC,48 Pin MCU(25 MIPS,32k 閃速存儲(chǔ)器,2.25k Ram,10位 ADC,48 腳 MCU)
C8051F022 25 MIPS,64k Flash,4.25k Ram,10bit ADC,100 Pin MCU(25 MIPS,64k 閃速存儲(chǔ)器,4.25k Ram,10位 ADC,100 腳 MCU)
C8051F021 25 MIPS,64k Flash,4.25k Ram,12bit ADC,64 Pin MCU(25 MIPS,64k 閃速存儲(chǔ)器,4.25k Ram,12位 ADC,64 腳 MCU)
C8051F020 25 MIPS,64k Flash,4.25k Ram,12bit ADC,100 Pin MCU(25 MIPS,64k 閃速存儲(chǔ)器,4.25k Ram,12位 ADC,100 腳 MCU)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
C8051F010DK 功能描述:開發(fā)板和工具包 - 8051 Dev Kit for F010-12 RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評(píng)估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
C8051F010-GQ 功能描述:8位微控制器 -MCU 32KB 10ADC 64P MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
C8051F010-GQR 功能描述:8位微控制器 -MCU 32KB 10ADC 64Pin MCU Tape and Reel RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
C8051F010R 功能描述:8位微控制器 -MCU C 10Bit 64Pin RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
C8051F010TB 功能描述:開發(fā)板和工具包 - 8051 With C8051F010 MCU RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評(píng)估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: