- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385228 > C8051F000 (Cygnal Technologies) 20 MIPS,32k Flash,256 Ram,12bit ADC,64 Pin MCU(20 MIPS,32k 閃速存儲(chǔ)器,256 Ram,12位 ADC,64 腳 MCU) PDF資料下載
參數(shù)資料
| 型號(hào)： | C8051F000 |
| 廠商： | Cygnal Technologies |
| 英文描述： | 20 MIPS,32k Flash,256 Ram,12bit ADC,64 Pin MCU(20 MIPS,32k 閃速存儲(chǔ)器,256 Ram,12位 ADC,64 腳 MCU) |
| 中文描述： | 20 MIPS的，32K閃存，256羊，12位ADC，64引腳微控制器（20 MIPS的，32K的閃速存儲(chǔ)器，256，羊，12位ADC和64腳微控制器） |
| 文件頁(yè)數(shù)： | 4/170頁(yè) |
| 文件大小： | 1294K |
| 代理商： | C8051F000 |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)
Page 4
CYGNAL Integrated Products, Inc.
2001
4.2001; Rev. 1.3
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
PRELIMINARY
10.4. INTERRUPT HANDLER......................................................................................................................76
Table 10.4. Interrupt Summary........................................................................................................................77
Figure 10.9. IE: Interrupt Enable .....................................................................................................................78
Figure 10.10. IP: Interrupt Priority ..................................................................................................................79
Figure 10.11. EIE1: Extended Interrupt Enable 1............................................................................................80
Figure 10.12. EIE2: Extended Interrupt Enable 2............................................................................................81
Figure 10.13. EIP1: Extended Interrupt Priority 1...........................................................................................82
Figure 10.14. EIP2: Extended Interrupt Priority 2...........................................................................................83
10.5. Power Management Modes....................................................................................................................84
Figure 10.15. PCON: Power Control Register.................................................................................................85
11. FLASH MEMORY............................................................................................................86
11.1. Programming The Flash Memory...........................................................................................................86
Table 11.1. FLASH Memory Electrical Characteristics...................................................................................86
11.2. Non-volatile Data Storage......................................................................................................................87
11.3. Security Options.....................................................................................................................................87
Figure 11.1. PSCTL: Program Store RW Control............................................................................................87
Figure 11.2. Flash Program Memory Security Bytes ........................................................................................88
Figure 11.3. FLACL: Flash Access Limit (C8051F005/06/07/15/16/17 only) ................................................89
Figure 11.4. FLSCL: Flash Memory Timing Prescaler....................................................................................90
12. EXTERNAL RAM (C8051F005/06/07/15/16/17)............................................................91
Figure 12.1. EMI0CN: External Memory Interface Control............................................................................91
13. RESET SOURCES............................................................................................................92
Figure 13.1. Reset Sources Diagram................................................................................................................92
13.1. Power-on Reset ......................................................................................................................................93
13.2. Software Forced Reset ...........................................................................................................................93
Figure 13.2. VDD Monitor Timing Diagram...................................................................................................93
13.3. Power-fail Reset.....................................................................................................................................93
13.4. External Reset ........................................................................................................................................94
13.5. Missing Clock Detector Reset................................................................................................................94
13.6. Comparator 0 Reset................................................................................................................................94
13.7. External CNVSTR Pin Reset .................................................................................................................94
13.8. Watchdog Timer Reset...........................................................................................................................94
Figure 13.3. WDTCN: Watchdog Timer Control Register..............................................................................95
Figure 13.4. RSTSRC: Reset Source Register .................................................................................................96
Table 13.1. Reset Electrical Characteristics.....................................................................................................97
14. OSCILLATOR...................................................................................................................98
Figure 14.1. Oscillator Diagram.......................................................................................................................98
Figure 14.2. OSCICN: Internal Oscillator Control Register ............................................................................99
Table 14.1. Internal Oscillator Electrical Characteristics.................................................................................99
Figure 14.3. OSCXCN: External Oscillator Control Register........................................................................100
14.1. External Crystal Example.....................................................................................................................101
14.2. External RC Example...........................................................................................................................101
14.3. External Capacitor Example.................................................................................................................101
15. PORT INPUT/OUTPUT.................................................................................................102
15.1. Priority Cross Bar Decoder..................................................................................................................102
15.2. Port I/O Initialization...........................................................................................................................102
Figure 15.1. Port I/O Functional Block Diagram...........................................................................................103
Figure 15.2. Port I/O Cell Block Diagram.....................................................................................................103
Table 15.1. Crossbar Priority Decode............................................................................................................104
Figure 15.3. XBR0: Port I/O CrossBar Register 0.........................................................................................105
Figure 15.4. XBR1: Port I/O CrossBar Register 1.........................................................................................106
Figure 15.5. XBR2: Port I/O CrossBar Register 2.........................................................................................107
15.3. General Purpose Port I/O.....................................................................................................................108
15.4. Configuring Ports Which are not Pinned Out.......................................................................................108
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C8051F001 | 20 MIPS,32k Flash,256 Ram,12bit ADC,48 Pin MCU(20 MIPS,32k 閃速存儲(chǔ)器,256 Ram,12位 ADC,48 腳 MCU) |
| C8051F011 | 20 MIPS,32k Flash,256 Ram,10bit ADC,48 Pin MCU(20 MIPS,32k 閃速存儲(chǔ)器,256 Ram,10位 ADC,48 腳 MCU) |
| C8051F012 | 20 MIPS,32k Flash,256 Ram,10bit ADC,32 Pin MCU(20 MIPS,32k 閃速存儲(chǔ)器,256 Ram,10位 ADC,32 腳 MCU) |
| C8051F017 | 25 MIPS,32k Flash,2.25k Ram,10bit ADC,32 Pin MCU(25 MIPS,32k 閃速存儲(chǔ)器,2.25k Ram,10位 ADC,32 腳 MCU) |
| C8051F002 | 20 MIPS,32k Flash,256 Ram,12bit ADC,32 Pin MCU(20 MIPS,32k 閃速存儲(chǔ)器,256 Ram,12位 ADC,32 腳 MCU) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C8051F000_03 | 制造商:SILABS 制造商全稱(chēng):SILABS 功能描述:Mixed-Signal 32KB ISP FLASH MCU Family |
| C8051F000-GQ | 功能描述:8位微控制器 -MCU 32KB 12ADC RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| C8051F000-GQR | 功能描述:8位微控制器 -MCU 32KB 12ADC 64Pin MCU Tape and Reel RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| C8051F000R | 功能描述:8位微控制器 -MCU C 12Bit 64Pin RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線(xiàn)寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| C8051F000TB | 功能描述:開(kāi)發(fā)板和工具包 - 8051 USE 634-C8051F005TB RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評(píng)估:C8051F960, Si7005 核心: 接口類(lèi)型:USB 工作電源電壓: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。