參數(shù)資料
型號: ATF1508ASVL-20JI84
廠商: ATMEL CORP
元件分類: PLD
英文描述: Highperformance EE PLD
中文描述: EE PLD, 20 ns, PQCC84
封裝: PLASTIC, MS-018AF, LCC-84
文件頁數(shù): 7/22頁
文件大小: 519K
代理商: ATF1508ASVL-20JI84
ATF1508ASV(L)
7
Design Software Support
ATF1508ASV(L) designs are supported by several third-
party tools. Automated fitters allow logic synthesis using a
variety of high-level description languages and formats.
Power-up Reset
The ATF1508ASV is designed with a power-up reset, a
feature critical for state machine initialization. At a point
delayed slightly from V
CC
crossing V
RST
, all registers will be
initialized, and the state of each output will depend on the
polarity of its buffer. However, due to the asynchronous
nature of reset and uncertainty of how V
CC
actually rises in
the system, the following conditions are required:
1.
The V
CC
rise must be monotonic,
2.
After reset occurs, all input and feedback setup
times must be met before driving the clock pin
high, and,
3.
The clock must remain stable during T
D
.
The ATF1508ASV has two options for the hysteresis about
the reset level, V
RST
, Small and Large. To ensure a robust
operating environment in applications where the device is
operated near 3.0V, Atmel recommends that during the fit-
ting process users configure the device with the Power-up
Reset hysteresis set to Large. For conversions, Atmel
POF2JED users should include the flag
-power_reset
on
the command line after
filename.POF
. To allow the regis-
ters to be properly reinitialized with the Large hysteresis
option selected, the following condition is added:
4.
If V
CC
falls below 2.0V, it must shut off com-
pletely before the device is turned on again.
When the Large hysteresis option is active, I
CC
is reduced
by several hundred microamps as well.
Security Fuse Usage
A single fuse is provided to prevent unauthorized copying
of the ATF1508ASV(L) fuse patterns. Once programmed,
fuse verify is inhibited. However, User Signature and
device ID remains accessible.
Programming
ATF1508ASV(L) devices are in-system programmable
(ISP) devices utilizing the 4-pin JTAG protocol. This capa-
bility eliminates package handling normally required for
programming and facilitates rapid design iterations and
field changes.
Atmel provides ISP hardware and software to allow pro-
gramming of the ATF1508ASV(L) via the PC. ISP is per-
formed by using either a download cable, a comparable
board tester or a simple microprocessor interface.
To allow ISP programming support by the Automated Test
Equipment (ATE) vendors, Serial Vector Format (SVF) files
can be created by the Atmel ISP software. Conversion to
other ATE tester format beside SVF is also possible
ATF1508ASV(L) devices can also be programmed using
standard third-party programmers. With third-party pro-
grammer, the JTAG ISP port can be disabled thereby
allowing four additional I/O pins to be used for logic.
Contact your local Atmel representatives or Atmel PLD
applications for details.
ISP Programming Protection
The ATF1508ASV(L) has a special feature that locks the
device and prevents the inputs and I/O from driving if the
programming process is interrupted for any reason. The
inputs and I/O default to high-Z state during such a condi-
tion. In addition the pin-keeper option preserves the former
state during device programming.
All ATF1508ASV(L) devices are initially shipped in the
erased state thereby making them ready to use for ISP.
Note:
For more information refer to the
Designing for In-Sys-
tem Programmability with Atmel CPLDs
application
note.
相關(guān)PDF資料
PDF描述
ATF1508ASVL-20QI100 Highperformance EE PLD
ATF1508AS CAP POLYPROPYLENE .062UF 50V 1%
ATF1508ASZ Hex Buffer/Driver With Open-Drain Outputs 14-SSOP -40 to 85
ATF1508ASV(L) ATF1508ASV(L) [Updated 9/02. 23 Pages] 128 Macrcells with ISP. 3-volt and low power
ATF1508AEL-15 Circular Connector; No. of Contacts:6; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:11; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:11-98 RoHS Compliant: No
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATF1508ASVL-20JU84 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD 128 MACROCELL 3.3V 20NS IND TEMP RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ATF1508ASVL-20QC100 功能描述:CPLD - 復(fù)雜可編程邏輯器件 128 MACROCELL w/ISP LO-PWR 3.3V-20NS RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ATF1508ASVL-20QC160 功能描述:CPLD - 復(fù)雜可編程邏輯器件 128 MACROCELL w/ISP LO-PWR 3.3V-20NS RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ATF1508ASVL-20QI100 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD 128 MACROCELL 3.3V 20NS IND TEMP RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ATF1508ASVL-20QI160 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD 128 MACROCELL 3.3V 20NS IND TEMP RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100