- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381525 > ATF1508ASVL-20JI84 (ATMEL CORP) Highperformance EE PLD PDF資料下載
參數(shù)資料
| 型號： | ATF1508ASVL-20JI84 |
| 廠商： | ATMEL CORP |
| 元件分類： | PLD |
| 英文描述： | Highperformance EE PLD |
| 中文描述： | EE PLD, 20 ns, PQCC84 |
| 封裝： | PLASTIC, MS-018AF, LCC-84 |
| 文件頁數(shù)： | 4/22頁 |
| 文件大?。?/td> | 519K |
| 代理商： | ATF1508ASVL-20JI84 |
ATF1508ASV(L)
4
Description
The ATF1508ASV(L) is a high-performance, high-density
complex programmable logic device (CPLD) that utilizes
Atmel
’
s proven electrically-erasable technology. With 128
logic macrocells and up to 100 inputs, it easily integrates
logic from several TTL, SSI, MSI, LSI and classic PLDs.
The ATF1508ASV(L)
’
s enhanced routing switch matrices
increase usable gate count and increase odds of success-
ful pin-locked design modifications.
The ATF1508ASV(L) has up to 96 bi-directional I/O pins
and four dedicated input pins, depending on the type of
device package selected. Each dedicated pin can also
serve as a global control signal, register clock, register
reset or output enable. Each of these control signals can be
selected for use individually within each macrocell.
Each of the 128 macrocells generates a buried feedback
that goes to the global bus. Each input and I/O pin also
feeds into the global bus. The switch matrix in each logic
block then selects 40 individual signals from the global bus.
Each macrocell also generates a foldback logic term that
goes to a regional bus. Cascade logic between macrocells
in the ATF1508ASV(L) allows fast, efficient generation of
complex logic functions. The ATF1508ASV(L) contains
eight such logic chains, each capable of creating sum term
logic with a fan-in of up to 40 product terms.
The ATF1508ASV(L) macrocell, shown in Figure 1, is flexi-
ble enough to support highly-complex logic functions oper-
ating at high-speed. The macrocell consists of five
sections: product terms and product term select multi-
plexer, OR/XOR/CASCADE logic, a flip-flop, output select
and enable, and logic array inputs.
Unused macrocells are automatically disabled by the com-
piler to decrease power consumption. A security fuse,
when programmed, protects the contents of the
ATF1508ASV(L). Two bytes (16 bits) of User Signature are
accessible to the user for purposes such as storing project
name, part number, revision or date. The User Signature is
accessible regardless of the state of the security fuse.
The ATF1508ASV(L) device is an in-system programmable
(ISP) device. It uses the industry-standard 4-pin JTAG
interface (IEEE Std. 1149.1), and is fully-compliant with
JTAG
’
s Boundary-scan Description Language (BSDL). ISP
allows the device to be programmed without removing it
from the printed circuit board. In addition to simplifying the
manufacturing flow, ISP also allows design modifications to
be made in the field via software.
Product Terms and Select Mux
Each ATF1508ASV(L) macrocell has five product terms.
Each product term receives as its inputs all signals from
both the global bus and regional bus.
The product term select multiplexer (PTMUX) allocates the
five product terms as needed to the macrocell logic gates
and control signals. The PTMUX programming is deter-
mined by the design compiler, which selects the optimum
macrocell configuration.
OR/XOR/CASCADE Logic
The ATF1508ASV(L)
’
s logic structure is designed to effi-
ciently support all types of logic. Within a single macrocell,
all the product terms can be routed to the OR gate, creating
a 5-input AND/OR sum term. With the addition of the
CASIN from neighboring macrocells, this can be expanded
to as many as 40 product terms with little additional delay.
The macrocell
’
s XOR gate allows efficient implementation
of compare and arithmetic functions. One input to the XOR
comes from the OR sum term. The other XOR input can be
a product term or a fixed high- or low-level. For combinato-
rial outputs, the fixed level input allows polarity selection.
For registered functions, the fixed levels allow DeMorgan
minimization of product terms. The XOR gate is also used
to emulate T- and JK-type flip-flops.
Flip-flop
The ATF1508ASV(L)
’
s flip-flop has very flexible data and
control functions. The data input can come from either the
XOR gate, from a separate product term or directly from
the I/O pin. Selecting the separate product term allows cre-
ation of a buried registered feedback within a combinatorial
output macrocell. (This feature is automatically imple-
mented by the fitter software). In addition to D, T, JK and
SR operation, the flip-flop can also be configured as a flow-
through latch. In this mode, data passes through when the
clock is high and is latched when the clock is low.
The clock itself can either be the Global CLK Signal (GCK)
or an individual product term. The flip-flop changes state on
the clock's rising edge. When the GCK signal is used as
the clock, one of the macrocell product terms can be
selected as a clock enable. When the clock enable function
is active and the enable signal (product term) is low, all
clock edges are ignored. The flip-flop
’
s asynchronous reset
signal (AR) can be either the Global Clear (GCLEAR), a
product term, or always off. AR can also be a logic OR of
GCLEAR with a product term. The asynchronous preset
(AP) can be a product term or always off.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ATF1508ASVL-20QI100 | Highperformance EE PLD |
| ATF1508AS | CAP POLYPROPYLENE .062UF 50V 1% |
| ATF1508ASZ | Hex Buffer/Driver With Open-Drain Outputs 14-SSOP -40 to 85 |
| ATF1508ASV(L) | ATF1508ASV(L) [Updated 9/02. 23 Pages] 128 Macrcells with ISP. 3-volt and low power |
| ATF1508AEL-15 | Circular Connector; No. of Contacts:6; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:11; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:11-98 RoHS Compliant: No |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATF1508ASVL-20JU84 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD 128 MACROCELL 3.3V 20NS IND TEMP RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ATF1508ASVL-20QC100 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 128 MACROCELL w/ISP LO-PWR 3.3V-20NS RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ATF1508ASVL-20QC160 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 128 MACROCELL w/ISP LO-PWR 3.3V-20NS RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ATF1508ASVL-20QI100 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD 128 MACROCELL 3.3V 20NS IND TEMP RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ATF1508ASVL-20QI160 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD 128 MACROCELL 3.3V 20NS IND TEMP RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。