- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366551 > AM79C976KCW (ADVANCED MICRO DEVICES INC) PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller PDF資料下載
參數(shù)資料
| 型號： | AM79C976KCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| 中文描述： | 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 68/309頁 |
| 文件大?。?/td> | 2070K |
| 代理商： | AM79C976KCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁
68
Am79C976
8/01/00
P R E L I M I N A R Y
the timer shall not be reset to ensure fair access to
the medium. An initial period shorter than 2/3 of the
interval is permissible including 0.
The MAC engine implements the optional receive two
part deferral algorithm, with an InterFrameSpacing-
Part1 (IFS1) time of 60 bit times and an Inter-
FrameSpacingPart 2 time of 36 bit times.
The Am79C976 controller will perform the two-part de-
ferral algorithm as specified in Clause 4.2.8 of IEEE Std
802.3 (Process Deference). The Inter Packet Gap
(IPG) timer will start timing the 96-bit InterFrameSpac-
ing after the receive carrier is deasserted.
During the first part deferral (InterFrameSpacingPart1 -
IFS1), the Am79C976 controller will defer any pending
transmit frame and respond to the receive message. If
carrier sense or collision is detected during the first part
of the gap, the IPG counter will be cleared to 0 contin-
uously until carrier sense and collision are both deas-
serted, at which point the IPG counter will resume the
96-bit time count once again. Once the IPG counter
reaches the IFS1 count (60-bit times), the Am79C976
controller will not defer to a receive frame if a transmit
frame is pending. Instead, when the IPG count reaches
96-bit times, the transmitter will start transmitting,
which will cause a collision. The Am79C976 controller
will complete the preamble (64-bit) and jam (32-bit) se-
quence before ceasing transmission and invoking the
random backoff algorithm.
The Am79C976 controller allows the user to program
both the IPG and the first part deferral (InterFrame-
SpacingPart1 - IFS1) through CSR125. The user can
change the IPG value from its default of 96-bit times to
compensate for delays through the external PHY de-
vice. Changing IFS1 will alter the period for which the
Am79C976 MAC engine will defer to incoming receive
frames.
CAUTION: Care must be exercised when altering
these parameters
.
Undesirable network activity
could result!
This transmit two-part deferral algorithm is imple-
mented as an option which can be disabled using the
DXMT2PD bit in CSR3. When DXMT2PD is set to 1,
the IFS1 register is ignored, and the value 0 is used for
the Inter FrameSpacingPart1 parameter. However, the
IPG value is still valid.
When the Am79C976 device operates in full-duplex
mode, the IPG timer starts counting when TX_EN is
de-asserted. CRS is ignored in full-duplex mode.
$#%#!&$%!'
During the time period immediately after a transmission
has been completed, an external transceiver operating
in the 10 Mb/s half-duplex mode should generate an
SQE Test signal on the COL pin within 0.6 μs to 1.6 μSs
after the transmission ceases. Therefore, when the
Am79C976 controller is operating in half-duplex mode,
the IPG counter ignores the COL signal during the first
40-bit times of the inter-packet gap. This 40-bit times is
the time period in which the SQE Test message is ex-
pected.
The SQE Test was originally designed to check the in-
tegrity of the Collision Detection mechanism indepen-
dently of the Transmit and Receive capabilities of the
Physical Layer. However, MII-based PHY devices de-
tect collisions by sensing receptions that occur during
transmissions, a process that does not require a sepa-
rate level-sensing collision detection mechanism. Colli-
sion detection is therefore dependent on the health of
the receive channel. Since the Link Monitor function
checks the health of the receive channel, the SQE test
is not very useful for MII-based devices. Therefore, the
Am79C976 device does not report or count SQE Test
failures.
(##)#
Collision detection is performed and reported to the
MAC engine via the COL input pin. Since the COL sig-
nal is not required to be synchronized with TX_CLK,
the COL signal must be asserted for at least three
TX_CLK cycles in order to be detected reliably.
If a collision is detected before the complete preamble/
SFD sequence has been transmitted, the MAC engine
will complete the preamble/SFD before appending the
jam sequence. If a collision is detected after the pream-
ble/SFD has been completed, but prior to 512 bits
being transmitted, the MAC engine will abort the trans-
mission and append the jam sequence immediately.
The jam sequence is a 32-bit all zeros pattern.
The MAC engine will attempt to transmit a frame a total
of 16 times (initial attempt plus 15 retries) due to nor-
mal collisions (those within the slot time). Detection of
collision will cause the transmission to be rescheduled
to a time determined by the random backoff algorithm.
If a single retry was required, the XmtOneCollision
counter will be incremented. If more than one retry was
required, the XmtMultipleCollision counter will be incre-
mented. If all 16 attempts experienced collisions, the
XmtExcessiveCollision counter will be incremented.
After an excessive collision error, if REX_RTRY
(CMD3, bit 18) is cleared to 0, the transmit message
will be flushed from the FIFO. If the REX_RTRY bit is
set to 1, the transmitter will not flush the transmit mes-
sage from the FIFO. Instead, it will clear the back-off
logic and will restart the transmission process, treating
the data in the FIFO as a new frame.
If retries have been disabled by setting the DRTY bit in
CSR15, the MAC engine will abandon transmission of
the frame on detection of the first collision. In this case,
XmtExcessiveCollision counter will be incremented,
and the transmit message will be flushed from the
FIFO.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C978AKCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978AVCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978 | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C981 | Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
| AM79C981JC | Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C976KD | 制造商:Advanced Micro Devices 功能描述:ETHERNET:MEDIA ACCESS CONTROLLER (MAC) |
| AM79C976KF | 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP |
| AM79C976KI | 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP |
| AM79C976KIW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C978 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。