- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366551 > AM79C976KCW (ADVANCED MICRO DEVICES INC) PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C976KCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| 中文描述： | 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁(yè)數(shù)： | 101/309頁(yè) |
| 文件大小： | 2070K |
| 代理商： | AM79C976KCW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)當(dāng)前第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)第305頁(yè)第306頁(yè)第307頁(yè)第308頁(yè)第309頁(yè)
8/01/00
Am79C976
101
P R E L I M I N A R Y
The type of wake-up is configured by software using
the bits LCMODE_SW, PMAT_MODE, MPEN_SW and
MPPEN_SW in the CMD7 register. These bits are only
reset by the power-on reset (POR) and are not loaded
from the EEPROM so that they will maintain value
across PCI bus resets and EEPROM read operations.
++$0
The RWU wake-up mechanism is used by systems that
do not have software support for the PCI Bus Power
Management Interface. The wake-up may be config-
ured and controlled completely in hardware, using the
EEPROM to load Am79C976 controller registers and
using the PG pin to enable wake-up. Alternatively, if the
PCI bus power is never removed, wake-up may be con-
figured and enabled by software.
To accommodate systems with hardware that connects
PME to the system power control logic running soft-
ware that is not aware of the PCI Bus Power Manage-
ment Interface, the RWU signal may be routed to the
PME pin by setting the PME_EN_OVR bit (CMD3, bit
4). This is typically set by the EEPROM.
The RWU wake-up is configured by using the bits
LCMODE_EE,
MPEN_EE,
PME_EN_OVR, RWU_POL, RWU_DRIVER and
RWU_GATE in the CMD3 register. These bits are reset
by H_RESET and may be loaded from the EEPROM.
MPPEN_EE,
The Pattern Match wake-up event is not supported by
the RWU wake-up mechanism.
For legacy system support, the Magic Packet wake-up
event may be routed to the INTA pin or to any of the four
LED pins.
(
Link change detect is one of the Wake-up events that is
defined by the OnNow specification and is supported
by the RWU mode. Link Change Detect mode is set
when the LCMODE_EE bit (CMD3, bit 5) is set either
by software or loaded through the EEPROM or when
the LCMODE_SW bit (CMD7, bit 0) is set by software.
When this bit is set, any change in the Link status will
cause the LC_DET bit (STAT0, bit 10) to be set. When
the LC_DET bit is set, the RWU pin will be asserted
and the PME_STATUS bit (PMCSR register, bit 15) will
be set. If either the PME_EN bit (PMCSR, bit 8) or the
PME_EN_OVR bit (CMD3, bit 4) are set, then the PME
signal will also be asserted.
The Am79C976 controller may be configured to enter
link change detect mode immediately upon initial
power-up, regardless of the presence or absence of
PCI bus power. This is accomplished by setting the
LCMODE_EE bit from the EEPROM.
""
A Magic Packet is a frame that is addressed to the
Am79C976 controller and contains a data sequence
made up of 16 consecutive copies of the device
’
s phys-
ical address (PADR[47:0]) anywhere in its data field.
The frame must also cause an address match. By de-
fault, it must be a physical address match, but if the
MPPLBA bit (CMD3, bit 9) is set, logical and broadcast
address matches are also accepted. Regardless of the
setting of MPPLBA, the sequence in the data field of
the frame must be 16 repetitions of the Am79C976 de-
vice
’
s physical address (PADR[47:0]).
Magic Packet mode is enabled by setting the
MPEN_SW bit (CMD7, bit 1) or the MPEN_EE bit
(CMD3, bit 6). Alternatively, Magic Packet mode may
be enabled by setting the MPPEN_SW bit (CMD7, bit
2) or the MPPEN_EE bit (CMD3, bit 8) and deasserting
the PG pin. Magic Packet mode is disabled by clearing
the enable bit(s) or, if only MPPEN_EE and/or
MPPEN_SW are set, by asserting PG.
The Am79C976 controller may be configured to enter
Magic Packet mode immediately upon initial power-up
if PCI bus power is off. This is accomplished by setting
the MPPEN_EE bit from the EEPROM and enabling
Magic Packet mode by the deassertion of PG.
Enabling Magic Packet mode has a similar effect to that
of suspending both transmit and receive. After the
FIFOs have emptied, no frames will be transmitted or
received until Magic Packet mode is disabled.
The WUMI output will be asserted when Magic Packet
mode is enabled.
When the Am79C976 controller detects a Magic
Packet frame, it sets the MP_DET bit (STAT0, bit 11),
the MPINT bit (INT0, bit 13), and the PME_STATUS bit
(PMCSR, bit 15). The RWU pin will also be asserted
and if the PME_EN or the PME_EN_OVR bits are set,
then the PME signal will be asserted as well. If INTREN
(CMD0, bit 1) and MPINTEN (INTEN0, bit 13) are set
to 1, INTA will be asserted. Any one of the four LED
pins can be programmed to indicate that a Magic
Packet frame has been received. MPSE (LED0-3, bit 9)
must be set to 1 to enable that function.
Note:
The polarity of the LED pin can be programmed
to be active HIGH by setting LEDPOL (LED0-3, bit 14)
to 1.
Once a Magic Packet frame is detected, the
Am79C976 controller will discard the frame internally,
but will not resume normal transmit and receive opera-
tions until Magic Packet mode is disabled. Once both of
these events has occurred, indicating that the system
has detected the Magic Packet and is awake, the con-
troller will continue polling receive and transmit de-
scriptor rings where it left off. It is not necessary to
re-initialize the device. If the part is re-initialized, the in-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C978AKCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978AVCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978 | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C981 | Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
| AM79C981JC | Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C976KD | 制造商:Advanced Micro Devices 功能描述:ETHERNET:MEDIA ACCESS CONTROLLER (MAC) |
| AM79C976KF | 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP |
| AM79C976KI | 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP |
| AM79C976KIW | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C978 | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。