- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366551 > AM79C976KCW (ADVANCED MICRO DEVICES INC) PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C976KCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| 中文描述： | 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP208 |
| 封裝： | PLASTIC, QFP-208 |
| 文件頁數(shù)： | 122/309頁 |
| 文件大小： | 2070K |
| 代理商： | AM79C976KCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁當(dāng)前第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁
122
Am79C976
8/01/00
P R E L I M I N A R Y
Memory-Mapped Registers
The Memory-Mapped Registers give the host CPU ac-
cess to all programmable features of the Am79C976
device. These registers are mapped directly into PCI
memory space so that any programmable feature can
be accessed with a single PCI memory read or write
transaction. Data in these registers can be accessed
as a single byte, a 16-bit word, or a 32-bit double word.
In addition, the Am79C976 controller
’
s memory is
prefetchable, which allows burst read and write opera-
tions. Accesses to consecutive registers or to registers
logically wider than double word (BADX, BADR, PADR,
etc.) may be treated as a single block move to take ad-
vantage of the PCI burst.
Registers that are logically wider than a double word
are shown in the register descriptions as a single reg-
ister. These may be accessed using multiple smaller
accesses or with a single burst access.
Some registers that are smaller than a double word in
width (STVAL, PADR[47:32], XMT_RING_LEN,
RCV_RING_LEN) are placed in the memory map in the
lower half of a double word. The upper half ignores
writes and reads back zeros (STVAL, PADR[47:32]) or
ones (XMT_RING_LEN, RCV_RING_LEN) as appro-
priate for sign extension. This allows these registers to
be accessed with double word reads and writes.
Memory-mapped registers can be initialized with data
loaded from the serial EEPROM.
The command and interrupt enable registers (CMD0,
CMD2, CMD3, CMD7, and INTEN0) use a write access
technique that in this document is called command
style access. Command style access allows the host
CPU to write to selected bits of a register without alter-
ing bits that are not selected. Command style registers
are divided into 4 bytes that can be written indepen-
dently. The high order bit of each byte is the
’
value
’
bit
that specifies the value that will be written to selected
bits of the register. The 7 low order bits of each byte
make up a bit map that selects which register bits will
be altered. If a bit in the bit map is set to 1, the corre-
sponding bit in the register will be loaded with the con-
tents of the value bit. If a bit in the bit map is cleared to
0, the corresponding bit in the register will not be al-
tered.
For example, if the value 10011010b is written to the
least significant byte of a command style register, bits
1, 3, and 4 of the register will be set to 1, and the other
bits will not be altered. If the value 00011010b is written
to the same byte, bits 1, 3, and 4 will be cleared to 0,
and the other bits will not be altered.
In the worst case it takes two write accesses to write to
all of the bits in a command style register. One access
writes to all bits that should be set to 1, and the other
access writes to all bits that should be cleared to 0.
The EEPROM loading logic bypasses the command
style access logic and treats command style registers
just like the other writable memory-mapped registers.
The value bits are ignored and the contents of the bit
map fields are written directly into the corresponding
registers. For example, if the EEPROM logic loads the
value 00011010b into the least significant byte of a com-
mand style register, bits 1, 3, and 4 of the register will be
set to 1, and bits 0, 2, 5, and 6 will be cleared to 0.
In the following register descriptions, the offset listed
for each register is the offset relative to the contents of
the PCI Memory-Mapped I/O Base Address Register.
#
Offset 28h
This read-only register contains the offset of the block
of statistics counters. For the Am79C976 device the
content of this register is fixed at 200h. The contents of
the MIB Offset Registers and therefore the locations of
statistics counter blocks in other PCnet family devices
may be different. Therefore, software should calculate
the address of a particular MIB counter by adding the
contents of the Memory-Mapped I/O Base Address
Register plus the contents of this register plus the off-
set shown in Table 2 on page 33 or Table 3 on page 41.
0@=<%4-0=4
Offset 0A8h
The contents of this register are cleared to 0 when the
RST pin is asserted. The register is not cleared at the
start of a serial EEPROM read operation or after a se-
rial EEPROM read error.
Table 26. AP_VALUE0: Auto-Poll Value0 Register
0@=<%-0=
Offset 0AAh
The contents of this register are cleared to 0 when the
RST pin is asserted. The register is not cleared at the
start of a serial EEPROM read operation or after a se-
rial EEPROM read error.
Bit
Name
Description
15-0
AP_VALUE0
This register contains the results of
the automatic polling of the user-
selectable external PHY register,
AP_REG0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C978AKCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978AVCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978 | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C981 | Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
| AM79C981JC | Integrated Multiport Repeater Plus⑩ (IMR+⑩) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C976KD | 制造商:Advanced Micro Devices 功能描述:ETHERNET:MEDIA ACCESS CONTROLLER (MAC) |
| AM79C976KF | 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP |
| AM79C976KI | 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP |
| AM79C976KIW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C978 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip 1/10 Mbps PCI Home Networking Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。