- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C971KCW (ADVANCED MICRO DEVICES INC) IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C971KCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE |
| 中文描述： | 4 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP16 |
| 封裝： | PLASTIC, QFP-160 |
| 文件頁(yè)數(shù)： | 81/265頁(yè) |
| 文件大小： | 3190K |
| 代理商： | AM79C971KCW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)當(dāng)前第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)
Am79C971
81
external PHY is attached to the MII Management Inter-
face, then the DANAS (BCR32, bit 7) bit must be set to
1 and then all configuration control should revert to
software. The Am79C971 controller will read the MII
Status register of the external PHY to determine its sta-
tus and network capabilities. See Appendix E for the bit
descriptions of the MII Status register. If the external
PHY is Auto-Negotiation capable and/or the XPHYANE
(BCR32, bit 5) bit is set to 1, then the Am79C971 con-
troller will start the external PHY
’
s Auto-Negotiation
process. The Am79C971 controller will write to the ex-
ternal PHY
’
s Advertisement register with the following
conditions set: turn off the Next Pages support, set the
Technology Ability Field (See Appendix E for the Auto-
Negotiation register bit descriptions) from the external
PHY MII Status register read, and set the Type Selector
field to the IEEE 802.3 standard. The Am79C971 con-
troller will then write to the external PHY
’
s MII Control
register instructing the external PHY to negotiate the
link. The Am79C971 controller will poll the external
PHY
’
s MII Status register until the Auto-Negotiation
Complete bit is set to 1and the Link Status bit is set to
1. The Am79C971 controller will then wait a specific
time and then again read the external PHY
’
s MII Status
register. If the Am79C971 controller sees that the exter-
nal PHY
’
s link is down, it will try to bring up the external
PHY
’
s link manually as described above. A new read of
the external PHY
’
s MII Status register will be made to
see if the link is up. If the link does not come up as pro-
grammed after a specific time, the Am79C971 control-
ler will fail the external PHY link and start the process
again for the internal PHY. If the link has failed, the AUI
is enabled, but the Network Port Manager will still query
the external PHY for an active link.
Automatic Network Selection: Working with the
Micro Linear 6692
The final case that occurs is the hybrid condition that
does not fit neither the Auto-Negotiable case nor the
Non-Auto-Negotiable case. An example of this case is
the Micro Linear 6692 PHY. The Micro Linear 6692
PHY masquerades as an Auto-Negotiable PHY by pro-
viding Auto-Negotiation capabilities, but does not pro-
vide the 10BASE-T MAU. It relies on the MAC
controller, the Am79C971 controller in this case, to pro-
vide the 10BASE-T MAU for it. The Network Port Man-
ager handles this condition virtually the same way as
the Auto-Negotiable case, except for the final hand-
shake that enables the internal 10BASE-T MAU. After
the 6692 negotiates for the 10BASE-T MAU, it monitors
the link for Normal LInk Pulses (NLPs). If it sees the
NLPs, then it will report that it completed the Auto-Ne-
gotiation process. The Am79C971 controller will read
the MII and Auto-Negotiation registers to figure out
which port has been negotiated. At this point, the Net-
work Port Manager will enable the internal 10BASE-T
MAU, if that port has been negotiated, and complete
the first part of the handshake. The final part of the
handshake is to prevent the 6692 from renegotiating
the link without the Network Port Manager
’
s knowl-
edge. Connecting the LED0 pin to the 10BTRCV pin of
the 6692 will accomplish this. The LED0 reports the link
status from the internal TMAU. The Network Port Man-
ager monitors the internal link status, and knowing
when the 6692 will start to renegotiate the link, it will
stay in synchronization with the 6692.
Automatic Network Selection: Force External Reset
If the XPHYRST bit (BCR32, bit 6) is set to 1, then the
external case flow changes slightly. The Am79C971
controller will write to the external PHY
’
s MII Control
register with the RESET bit set to 1 (See
Appendix E,
Auto Negotiation Registers,
for the MII register bit de-
scriptions). This will force a complete reset of the exter-
nal PHY. The Am79C971 controller after a specific time
will poll the external PHY
’
s MII Control register to see if
the RESET bit is 0. After the RESET bit is cleared, then
the normal flow continues.
External Address Detection Interface
(EADI)
The EADI is provided to allow external address filtering
and to provide a Receive Frame Tag word for propri-
etary routing information. It is selected by setting the
EADISEL bit in BCR2 to 1. This feature is typically uti-
lized by terminal servers, bridges and/or router prod-
ucts. The EADI interface can be used in conjunction
with external logic to capture the packet destination ad-
dress from the serial bit stream as it arrives at the
Am79C971 controller, to compare the captured ad-
dress with a table of stored addresses or identifiers,
and then to determine whether or not the Am79C971
controller should accept the packet.
External Address Detection Interface: Internal PHY
The EADI interface outputs are delivered directly from
the NRZ decoded data and clock recovered by the
Manchester decoder. This allows the external address
detection to be performed in parallel with frame recep-
tion and address comparison in the MAC Station Ad-
dress Detection (SAD) block of the Am79C971
controller.
SRDCLK is provided to allow clocking of the receive bit
stream into the external address detection logic. Note
that when the 10BASE-T port is selected, transitions on
SRDCLK will only occur during receive activity. When
the AUI port is selected, transitions on SRDCLK will
occur during both transmit and receive activity. Once a
received frame commences and data and clock are
available from the decoder, the EADI logic will monitor
the alternating (
“
1,0
”
) preamble pattern until the two 1s
of the Start Frame Delimiter (SFD, 10101011 bit pat-
tern) are detected, at which point the SFBD output will
be driven HIGH.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C972BKCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BKIW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BVCW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972 | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BVIW | PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C971VCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C972 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
| AM79C972BKC\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C972BKC\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C972BKCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。