- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C970AKC (ADVANCED MICRO DEVICES INC) PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product PDF資料下載
參數(shù)資料
| 型號： | AM79C970AKC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| 中文描述： | 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP13 |
| 封裝： | CARRIER RING, PLASTIC, QFP-132 |
| 文件頁數(shù)： | 24/219頁 |
| 文件大?。?/td> | 1065K |
| 代理商： | AM79C970AKC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
AMD
P R E L I M I N A R Y
24
Am79C970A
H_RESET (HARDWARE_RESET).
RST
must be held
for a minimum of 30 clock periods. While in the H_RE-
SET state, the PCnet-PCI II controller will disable or
deassert all outputs.
RST
may be asynchronous to CLK
when asserted or deasserted. It is recommended that
the deassertion be synchronous to guarantee clean and
bounce free edge.
When
RST
is active, NAND tree testing is enabled. All
PCI interface pins are in input mode. The result of the
NAND tree testing can be observed on the NOUT
output (pin 62).
SERR
System Error
During any slave transaction, the PCnet-PCI II controller
asserts
SERR
when it detects an address parity error
and reporting of the error is enabled by setting PERREN
(PCI Command register, bit 6) and SERREN (PCI Com-
mand register, bit 8) to ONE.
Input/Output
By default
SERR
is an open-drain output. For compo-
nent test it can be programmed to be an active-high to-
tem-pole output.
When
RST
is active,
SERR
is an input for NAND
tree testing.
STOP
Stop
In slave mode, the PCnet-PCI II controller drives the
STOP
signal to inform the bus master to stop the current
transaction. In bus master mode, the PCnet-PCI II con-
troller checks
STOP
to determine if the target wants to
disconnect the current transaction.
Input/Output
When
RST
is active,
STOP
is an input for NAND
tree testing.
TRDY
Target Ready
TRDY
indicates the ability of the target of the transaction
to complete the current data phase.
TRDY
is used in
conjunction with
IRDY
. Wait states are inserted until
both
IRDY
and
TRDY
are asserted simultaneously. A
data phase is completed on any clock when both
IRDY
and
TRDY
are asserted.
Input/Output
When the PCnet-PCI II controller is a bus master, it
checks
TRDY
during all read data phases to determine if
valid data is present on AD[31:0]. During all write data
phases the device checks
TRDY
to determine if the tar-
get is ready to accept the data.
When the PCnet-PCI II controller is the target of a trans-
action, it asserts
TRDY
during all read data phases to in-
dicate that valid data is present on AD[31:0]. During all
write data phases the device asserts
TRDY
to indicate
that it is ready to accept the data.
When
RST
is active,
TRDY
is an input for NAND
tree testing.
Board Interface
LED1
LED1
This output is designed to directly drive an LED. By de-
fault,
LED1
indicates receive activity on the network.
This pin can also be programmed to indicate other
network status (see BCR5). The
LED1
pin polarity is
programmable, but by default, it is active LOW.
Output
Note that the
LED1
pin is multiplexed with the EESK and
SFBD pins.
LED2
LED2
This output is designed to directly drive an LED. By de-
fault,
LED2
indicates correct receive polarity on the
10BASE-T interface. This pin can also be programmed
to indicate other network status (see BCR6). The
LED2
pin polarity is programmable, but by default, it is
active LOW.
Output
Note that the
LED2
pin is multiplexed with the
SRDCLK pin.
LED3
LED3
This output is designed to directly drive an LED. By de-
fault,
LED3
indicates transmit activity on the network.
This pin can also be programmed to indicate other net-
work status (see BCR7). The
LED3
pin polarity is pro-
grammable, but by default, it is active LOW.
Output
Note that the
LED3
pin is multiplexed with the EEDO
and SRD pins.
Special attention must be given to the external circuitry
attached to this pin. When this pin is used to drive an
LED while an EEPROM is used in the system, then buff-
ering is required between the
LED3
pin and the LED cir-
cuit. If an LED circuit were directly attached to this pin, it
would create an I
OL
requirement that could not be met
by the serial EEPROM attached to this pin. If no
EEPROM is included in the system design, then the
LED3
signal may be directly connected to an LED with-
out buffering. For more details regarding LED connec-
tion, see the section “LED Support”.
SLEEP
Sleep
When
SLEEP
is asserted, the PCnet-PCI II controller
performs an internal system reset of the S_RESET type
and then proceeds into a power savings mode. All
PCnet-PCI II controller outputs will be placed in their
normal reset condition. All PCnet-PCI II controller inputs
Input
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C970A | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AVCW | PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970 | PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus |
| AM79C971VCW | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
| AM79C971 | PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C970AKC\\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述: |
| AM79C970AKC\W | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AM79C970AKCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product |
| AM79C970AVC | 制造商:Advanced Micro Devices 功能描述: |
| AM79C970AVC\\W | 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。