參數(shù)資料
型號(hào): AM79C970AKC
廠商: ADVANCED MICRO DEVICES INC
元件分類: 微控制器/微處理器
英文描述: PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述: 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP13
封裝: CARRIER RING, PLASTIC, QFP-132
文件頁數(shù): 143/219頁
文件大?。?/td> 1065K
代理商: AM79C970AKC
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁當(dāng)前第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
P R E L I M I N A R Y
AMD
143
Am79C970A
Table 31. DXCVR Output Control
Active
DXCVR
Output
DXCVRCTL
DXCVRPOL
Network Port
X
0
10BASE-T
Low
X
1
10BASE-T
High
0
0
AUI or GPSI
Low
1
0
AUI or GPSI
High
0
1
AUI or GPSI
High
1
1
AUI or GPSI
Low
Read/Write accessible always.
DXCVRPOL
is
H_RESET and is unaffected by
S_RESET or by setting the
STOP bit.
cleared
by
3
EADISEL
EADI Select. When set to ONE,
this bit enables the three EADI in-
terface pins that are multiplexed
with other functions. EESK/
LED1
becomes SFBD, EEDO/
LED3
becomes SRD, and
LED2
be-
comes SRDCLK.
Read/Write accessible always.
EADISEL
is
H_RESET and is unaffected by
S_RESET or by setting the
STOP bit.
cleared
by
2
AWAKE
This bit selects one of two differ-
ent sleep modes.
If AWAKE is set to ONE and the
SLEEP
pin is asserted, the
PCnet-PCI II controller goes into
snooze mode. If AWAKE is
cleared to ZERO and the
SLEEP
pin is asserted, the PCnet-PCI II
controller goes into coma mode.
See the section “Power Saving
Modes” for more details.
This bit only has meaning when
the 10BASE-T network interface
is selected.
Read/Write accessible always.
AWAKE is cleared to ZERO by
H_RESET and is unaffected by
S_RESET or by setting the
STOP bit.
1
ASEL
Auto Select. When set, the
PCnet-PCI II controller will auto-
matically select the operating
media interface port, unless the
user has selected GPSI mode
through appropriate program-
ming of the PORTSEL bits of the
Mode Register (CSR15). If GPSI
mode has not been selected,
ASEL has been set to ONE, and
the 10BASE-T transceiver is in
the
Link
Pass
10BASE-T port will be used. If
GPSI mode has not been se-
lected, ASEL has been set to
ONE, and the 10BASE-T port is
in the Link Fail state, the AUI port
will be used. If one of the above
conditions changes during trans-
mission, switching between the
ports will not occur until the trans-
mission is ended.
state,
the
When ASEL is set to ONE, Link
Beat Pulses will be transmitted
on the 10BASE-T port, regard-
less of the state of Link Status.
When ASEL is cleared to ZERO,
Link Beat Pulses will only be
transmitted on the 10BASE-T
port when the PORTSEL bits of
the Mode Register (CSR15)
have selected 10BASE-T as the
active port.
When ASEL is cleared to ZERO,
then the selected network port
will be determined by the settings
of the PORTSEL bits of CSR15.
Read/Write accessible always.
ASEL is set to ONE by H_RESET
and is unaffected by S_RESET
or by setting the STOP bit.
The network port configurations
are as follows:
Table 32. Network Port Configuration
ASEL
Link Status
(of 10BASE-T)
Network
Port
PORTSEL[1:0] (BCR2[1])
0X
1
Fail
AUI
0X
1
Pass
10BASE-T
00
0
X
AUI
01
0
X
10BASE-T
10
X
X
GPSI
11
X
X
Reserved
0
XMAUSEL
Reserved location. Read/Write
accessible always. This reserved
location is cleared by H_RESET
and is unaffected by S_RESET
or by setting the STOP bit. Writ-
ing a ONE to this bit has no effect
on
the
operation
PCnet-PCI II controller.
of
the
相關(guān)PDF資料
PDF描述
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AKCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVC 制造商:Advanced Micro Devices 功能描述:
AM79C970AVC\\W 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: