參數(shù)資料
型號： AM79C970AKC
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP13
封裝： CARRIER RING, PLASTIC, QFP-132
文件頁數(shù)： 154/219頁
文件大小： 1065K
代理商： AM79C970AKC
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁當前第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
AMD
P R E L I M I N A R Y
154
Am79C970A
EXTREQ should not be set to
ONE when the PCnet-PCI II
controller is used in a PCI
bus application.
Read accessible always. Write
accessible only when either the
STOP or the SPND bit is set.
EXTREQ
is
H_RESET and or S_RESET and
is not affected by setting the
STOP bit.
cleared
by
7
DWIO
Double Word I/O. When set, this
bit indicates that the PCnet-PCI II
controller is programmed for
DWord I/O (DWIO) mode. When
cleared, this bit indicates that the
PCnet-PCI II controller is pro-
grammed for Word I/O (WIO)
mode. This bit affects the I/O
Resource Offset map and it af-
fects the defined width of the
PCnet-PCI II controller’s I/O re-
sources. See the sections “Word
I/O Mode” and “Double Word I/O
Mode” for more details.
Read accessible always. DWIO
is cleared by H_RESET and is
not affected by S_RESET or by
setting the STOP bit. DWIO is
cleared by H_RESET or S_RE-
SET and is not affected by setting
the STOP bit.
6
BREADE
Burst Read Enable. When set,
this bit enables burst mode dur-
ing memory read accesses. The
PCnet-PCI II controller can per-
form burst transfers when read-
ing the initialization block, the
descriptor ring entries (when
SWSTYLE is set to Three), and
the
buffer
memory.
cleared, this bit prevents the
device from bursting during
read accesses.
When
BREADE should be set to
ONE when the PCnet-PCI II
controller is used in a PC
bus application to guarantee
maximum performance.
Read accessible always. Write
accessible only when either the
STOP or the SPND bit is set.
BREADE
is
H_RESET and is not affected by
S_RESET or by setting the
STOP bit.
cleared
by
5
BWRITE
Burst Write Enable. When set,
this bit enables burst mode
during memory write accesses.
The PCnet-PCI II controller can
perform burst transfers when
writing the descriptor ring entries
(when SWSTYLE is set to Three)
and the buffer memory. When
cleared, this bit prevents the
device from bursting during
write accesses.
BWRITE should be set to
ONE when the PCnet-PCI II con-
troller
is
used
bus application to guarantee
maximum performance.
in
a
PCI
Read accessible always. Write
accessible only when either the
STOP or the SPND bit is set.
BWRITE is cleared by H_RESET
and is not affected by S_RESET
or by setting the STOP bit.
4–3 TSTSHDW
Reserved locations. Written and
read as ZEROs.
2–0
LINBC
Reserved locations. Read acces-
sible always. Write accessible
only when either the STOP or the
SPND bit is set. After H_RESET,
the value in these bits will be
001b. The setting of these bits
has no effect on any PCnet-PCI II
controller function. LINBC is not
affected by S_RESET or by set-
ting the STOP bit.
BCR19: EEPROM Control and Status
Bit
Name
Description
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
15
PVALID
EEPROM Valid status bit. A
value of ONE in this bit indicates
that a PREAD operation has oc-
curred, and that (1) there is an
EEPROM connected to the
PCnet-PCI II controller Microwire
interface pins and (2) the con-
tents read from the EEPROM
have passed the checksum veri-
fication operation. A value of
ZERO in this bit indicates that the
checksum for the entire 36 bytes
of EEPROM is incorrect or that
no EEPROM is connected to the
Microwire interface pins.
If PVALID becomes ZERO
following an EEPROM read op-
eration
(either
generated after H_RESET, or
requested
through
then all EEPROM-programma-
automatically
PREAD),
相關(guān)PDF資料
PDF描述
AM79C970A PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVCW PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C970AKC\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Advanced Micro Devices 功能描述:
AM79C970AKC\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AKCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
AM79C970AVC 制造商:Advanced Micro Devices 功能描述:
AM79C970AVC\\W 制造商:Advanced Micro Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*