參數(shù)資料
型號: Am79C874
廠商: Advanced Micro Devices, Inc.
英文描述: NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver
中文描述: NetPHY - 1LP低功率10/100-TX/FX以太網(wǎng)收發(fā)器
文件頁數(shù): 30/60頁
文件大?。?/td> 869K
代理商: AM79C874
30
Am79C874
P R E L I M I N A R Y
MII Management Control Register (Register 0)
Table 10.
MII Management Control Register (Register 0)
Reg
Bit
Name
Description
Read/
Write
Default
0
15
Reset
1 = PHY reset.
0 = Normal operation.
This bit is self-clearing.
RW/SC
0
0
14
Loopback
1 = Enable loopback mode. This will loopback TXD to RXD, thus it
will ignore all the activity on the cable media. During loopback, a
10-Mbps link is sent to the link partner (Register 21, bit 14 is forced.)
0 = Disable Loopback mode. Normal operation.
RW
0
0
13
Speed Select
1 = 100 Mbps, 0 = 10 Mbps. This bit will be ignored if Auto
Negotiation is enabled (0.12 = 1).
Refer to Table 3 to determine when this bit can be changed.
RW
Set by
TECH[2:0]
pins
0
12
Auto-Neg
Enable
1 = Enable auto-negotiate process (overrides 0.13 and 0.8).
0 = Disable auto-negotiate process. Mode selection is controlled via
bit 0.8, 0.13 or through TECH[2:0] pins.
Refer to Table 3 to determine when this bit can be changed.
RW
Set by
ANEGA
pin
0
11
Power Down
1 = Power down. The NetPHY-1LP device will shut off all blocks
except for MDIO/MDC interface. Setting PWRDN pin to high will
achieve the same result.
0 = Normal operation.
RW
0
0
10
Isolate
1 = Electrically isolate the PHY from MII. However, PHY is still able
to respond to MDC/MDIO. The default value of this bit depends on
ISODEF pin, i.e., ISODEF=1, ISO bit will set to 1, & ISODEF=0, ISO
bit will set to 0.
0 = Normal operation.
RW
Set by
ISODEF
pin
0
9
Restart Auto-
Negotiation
1 = Restart Auto-Negotiation process.
0 = Normal operation.
RW/SC
0
0
8
Duplex Mode
1 = Full duplex, 0 = Half duplex.
Refer to Table 3 to determine when this bit can be changed.
RW
Set by
TECH[2:0]
pins
0
7
Collision Test
1 = Enable collision test, which issues the COL signal in response
to the assertion of TX_EN signal. Collision test is disabled if PCSBP
pin is high. Collision test is enabled regardless of the duplex mode.
0 = disable COL test.
RW
0
0
6:0
Reserved
Write as 0, ignore when read.
RW
0
相關PDF資料
PDF描述
AM79C874VC NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver
AM79C875 NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver
AM79C875KC NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver
AM79C875KI NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver
AM79C901AJC HomePHY Single-Chip 1/10 Mbps Home Networking PHY
相關代理商/技術參數(shù)
參數(shù)描述
AM79C874KC/W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver
AM79C874VC 制造商:Advanced Micro Devices 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP
AM79C874VD 制造商:Advanced Micro Devices 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP
AM79C874VF 制造商:Advanced Micro Devices 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP