參數(shù)資料
型號： AM79C864AKC
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： Physical Layer Controller With Scrambler (PLC-S)
中文描述： 0 CHANNEL(S), 100M bps, FDDI CONTROLLER, PQFP120
封裝： PLASTIC, QFP-120
文件頁數(shù)： 26/51頁
文件大?。?/td> 271K
代理商： AM79C864AKC
AMD
P R E L I M I N A R Y
3-28
The SUPERNET 2 Family for FDDI 1994 Data Book
for the short LCT. For medium LCT, it has a recom-
mended value of 500 ms (A0A2 hex in 2’s complement).
Scrub Time Register (T_SCRUB)
The Scrub Time (T_SCRUB) register has address 0C
(hex). It has a recommended value of 3.5 ms. T_SCRUB
is the same as the MAC TVX time. Its use is described in
the Physical Connection Insertion Process functional
description.
Noise Time Register (NS_MAX)
The Noise Time (NS_MAX) register has address 0D
(hex). It has a recommended value of 2 ms. NS_MAX is
the maximum length of time that noise is tolerated be-
fore a connection is broken down.
Table 7 summarizes the recommended values for the
timing parameter registers. Also shown is the 2’s com-
plement, hexadecimal equivalent of the recommended
value and the timer used for the parameter.
Table 7. Summary of PCM Timing Parameters
Recommended Register Value
Value (ms)
Address
(hex)
Parameter
(2’s comp/hex)
Timer
C_MIN
1.6
FFB2
TPC
06
TL_MIN
0.03
FFFE
TPC
07
TB_MIN
5
FF10
TPC
08
T_OUT
100
ECED
TPC
09
LC_LENGTH
50
F676
TPC
0B
LC_LENGTH
500
A0A2
TPC
0B
T_SCRUB
3.5
FF6D
TPC
0C
NS_MAX
2
E796
TNE
0D
Physical Connection Management Bit Signaling
Registers
The PLC-S contains three registers used by the PCM to
perform bit signaling. Bit signaling is the mechanism the
PCM uses to transfer information to the PCM in the
neighboring station.
Transmit Vector Register (XMIT_VECTOR)
The Transmit Vector register has address 03 (hex). It is
readable and writable. All bits of the register are cleared
with the assertion of
RST
. The PCM_SIGNALING bit
must not be asserted in order to write to this register. If
PCM_SIGNALING is asserted when a write is at-
tempted, the register will not be written and the
NP_ERR bit in the INTR_EVENT register will be set.
This register is readable at any time.
The Transmit Vector consists of from one to sixteen bits
of data to be transmitted to the neighboring PCM. Bits
are transmitted one at a time by the bit signaling mecha-
nism. A one bit is represented by the transmission of
Halt Line State and a zero bit by Master Line State. Bit 0
of this register is the first bit to be transmitted, then bit 1,
etc., up to the number of bits specified in the
VECTOR_LENGTH register.
Writing this register causes PCM_SIGNALING to be as-
serted. Therefore, the VECTOR_LENGTH register
must be initialized before this register is written.
Transmit Vector Length Register
(VECTOR_LENGTH)
The Transmit Vector Length register has address 04
(hex). It is readable and writable. All bits of the register
are cleared with the assertion of
RST
. The PCM_SIG-
NALING bit must not be asserted in order to write to this
register. If PCM_SIGNALING is asserted when a write
is attempted, the register will not be written and the
NP_ERR bit in the INTR_EVENT register will be set.
This register is readable at any time.
Bits 15 through 4 of this register are unused. Any value
written to these bits will be ignored. These bits will al-
ways be read as zeros.
Bits 3 through 0 of this register contain the number of
bits in the XMIT_VECTOR register to transmit. The
value in this field (0 to 15) is actually one less than the
number of bits to transmit (1 to 16).
Receive Vector Register (RCV_VECTOR)
The Receive Vector register has address 16 (hex). It is
read-only.
The Receive Vector consists of from one to sixteen bits
of data received from the neighboring PCM. Bits are re-
ceived at the same time bits are being transmitted. As bit
n is being transmitted from the Transmit Vector, bit n is
received and placed in the Receive Vector register. If
Halt Line State is received, then bit n is a one, and if
Master Line State is received then bit n is a zero. Bit 0
of this register is the first bit received, then bit 1, etc., up
to the number of bits specified in the VECTOR_
LENGTH register.
Although this register is readable at any time, if
PCM_SIGNALING bit is asserted when this register is
read the data may be incomplete.
Event Counters
The PLC-S contains three event counter registers and
one threshold value register (used for gathering infor-
mation about errors occurring on its associated physical
link and for monitoring Idle symbol gaps between
packets).
Violation Symbol Counter (VIOL_SYM_CTR)
The Violation Symbol Counter has address 18 (hex). It is
read-only and is cleared whenever it is read as well as
when
RST
is asserted. The high order 8 bits of the regis-
ter will always be read as zeros. The low order 8 bits will
contain the counter value. The VSYM_CTR bit in the
相關(guān)PDF資料
PDF描述
AM79C864AKCW Physical Layer Controller With Scrambler (PLC-S)
AM79C873 NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support
AM79C873KCW NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support
AM79C874VI NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver
Am79C874 NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C864AKCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Physical Layer Controller With Scrambler (PLC-S)
AM79C864KC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver
AM79C870KC/W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver
AM79C871KC/W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver
AM79C873 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*